

PXD6 Production Status and other issues

**PXD6 Production Status** 

Early Backside Breakdown on SOI wafer

**Operation safety** 

halbleiterlabor



#### Short reminder:

#### Split of PXD6 in 2 parts

#### Status Valencia-Meeting:

- PXD6 I: front side production finished yield problems in the first Aluminum
   layer identified but not reparable
  - batch continued
  - backside processing finished
  - 4 wafer (3SOI, 1 Standard)
    - ready for cutting

first static measurements -> Jelena









Batch 2 (6 wafer) was stopped before aluminization reserved as safety option and accomodate the DHP (not ready)

#### forced to be continue early

- correction of some minor design bugs,
- testability features improved to spot technology problems already after metal 1

#### further split necessary

2 wafers are stopped before metal1/metal 2 contact waiting for DHP foot print and UBM (copper)

#### current status

pause if two weeks due to sputter problem

Batch 2 continues this week, ready for backside etching by end of Feb.



#### SOI Backside diodes I



Jelena's talk



handle wafer

#### 3 ways to reduce the field

- A) Thicker box oxide to reduce the penetration
  - of the handle wafer 'gate'
- B) Special multi guard rings
- C) Isolation of the chip edge from the bulk potential

High field region in silicon



# Read/Collection



6th Int. Workshop on DEPFET Detectors and Applications, Bonn 2011

#### Potential distribution during charge collection





#### The larger the window the safer the operation ! What are the limiting mechanismens ?

#### Back Emission of electrons from the Clear into the Internal Gate











Parasitic hole channel along ClearGate
-> shorts Source and Drain (linear designs)
-> shorts Source – Deep p – Backside (all designs)





#### Charge Loss from Internal Gate to ClearGate region







#### Charge Loss during Charge Collection into Clear



6th Int. Workshop on DEPFET Detectors and Applications, Bonn 2011

0.06 0.22 0.38 0.54 \*10 <sup>-3</sup>





# Comparison with measurements



#### Deep p - shield implantation

Masked by Poly1 Reduction of Boron impl. energy from 650keV to 200keV



# Barrier during **READ**

#### Vclear = 2V, VclearGate=-1V







# Comparison with measurements





We will have cut (small) matrices from PXD6 Batch I by end of February.

More matrices (also big ones) about 6 weeks later.

2 wafer are reserved for the DHP and copper UBM.

Our SOI concept leads to reduced breakdown voltages of back diodes -> improvement necessary

Arsenic doped clear regions allow a fully self aligned technology for all implanations and a safer detector operation