INTRODUCTION TO FPGA PROGRAMMING

LESSON 10: IP BLOCKS

Dr. Davide Cieri¹

¹Max-Planck-Institut für Physik, Munich

September 2024



WHAT ARE IP BLOCKS

- IP (Intellectual Property) blocks or IPs are a collection of pre-built configurable blocks provided by the FPGA vendor or third-parties
- Encrypted synthesised blocks with full simulation models

Project Summary × IP Catalog ×					? 🗆	I IS
Cores Interfaces						
Q X 0 8 4 0 0 0	0,					٥
Search: Q-						
Name	^1 AXI4	Status Lice	ense	VLNV		
> 🗅 Design Gateway						^
> 😑 Digital Signal Processing						
> 🗇 Dynamic Function eXchange						
> Embedded Processing						
> EPGA Features and Design						
> 🗅 Kernels						
> 🖾 Math Functions						
> 😑 Memories & Storage Elements						
> 🖾 Standard Bus Interfaces						
> 🔄 Video & Image Processing						
> 🗁 Video Connectivity						
> 🖾 XPMs						~
Details						
Name: Adder/Subtracter						î
Version: 12.0 (Rev. 14)						
Description: The Xilinx LogiCORE Adder Subtrac 1 to 258 bits wide. I/O widths are fi	ter can create adders, subtra amily dependent for dsp48 im	cters, and adders/sub plementations.	tracter	s that operate on signed or unsigned data. I	n fabric, the module supports inputs ranging from 1 to 256 bits wide, and outputs ranging from	
Status: Production						
License: Included						~

IP GENERATION

Customize IP						
Adder/Subtracter (12.0)						4
ODocumentation 🕞 IP Location C Switch to Defaults						
IP Symbol Information Show diabled ports	Component Name and Component Name and Control Implement using S = Impl Type Impl Width Add Mode Couput Width Latency Configuration Latency Configuration Constant Value (B	dsub_0 Fabric V A Signed V 13 0 Add V 13 0 Manual V 1 0 000000000000000000000000000000000	+/- [2,256] [15 · 16]	B Signed v 15 0 D	.256)	0
						OK Cancel

IP DOCUMENTATION



Introduction

The Xilinx LogiCORE™ IP Adder/Subtracter core provides LUT and single DSP slice add/sub implementations. The Adder/Subtracter module can create adders (A+B), subtracters (A-B), and dynamically configurable adder/ subtracters that operate on signed or unsigned data. The function can be implemented in a single DSP slice or LUTs (but currently not a hybrid of both). The module can be pipelined.

Features

- Generates adder, subtracter and adder/ subtracter functions
- Supports two's complement-signed and unsigned operations

LogiCORE IP Facts Table					
Core Specifics					
Supported Device Family ⁽¹⁾	Versal™ ACAP UltraScale +™ Families UltraScale™ Architecture Zynq®-7000 SoC 7 Series				
Supported User Interfaces	N/A				
Resources	Performance and Resource Utilization web page				
	Provided with Core				
Design Files	Encrypted RTL				
Example Design	Not Provided				
Test Bench	Not Provided				
Constraints File	N/A				
Simulation Model	Encrypted VHDL				
Supported S/W Driver	N/A				

IP GENERATED FILES

Generate Output Products	- O X
The following output products will be generated.	4
Preview	
Q X \$	
✓ ♥ ■ c_addsub_0.xci (OOC per IP)	<u>^</u>
Instantiation Template	
Synthesized Checkpoint (.dcp)	
Change Log	~
Synthesis Options Change Log	
⊖ Glo <u>b</u> al	
Out of context per <u>I</u> P	
Run Settings	
On local host: Number of jobs: 4	~
On remote hosts Configure Hosts	
O Launch run <u>s</u> on Cluster lsf	~
O Generate scripts only	
O Do not launch	
(?) Apply Ggnerate	Skip

- Generated products of the IP includes:
 - Instantiation Template to add IP to your design (next slide)
 - Synthesis Checkpoint
 - Structural Simulation, to allow simulation of IP
 - Changelog
- IP Synthesis options
 - Out-of-context: IP is synthesised as a standalone module
 - Global: IP is synthesised within your design. Any change to the design will require to resynthesise the IP as well. Not recommended.

IP INSTANTIATION IN VHDL

c_addsub_0.vho	? _ D @ X
/home/dcieri/Work/fpga-course-tum/labs/lab01/project_1/project_1.gen/sources_1/ip/c_addsub_0/c_addsub_0.vho	×
	Read-only 🏠
49 IP Revision: 14	^
51 The following code must appear in the VHDL architecture header.	
52:	
SA: COMPONENT c_addsub_0 S5: PORT (
56 A : IN STD LOGIC VECTOR(14 DOWNTO 0);	
S8 CLA: IN SIDEOLOGIC: S58 CLA: IN SIDEOLOGIC:	
59: CE : IN STD_LOGIC; 60: S : OUT STD_LOGIC (FETOR(14 DOWNTO 0)	
61);	
S2: END COMPONENT; S3: COMP_TAG_END End CONPONENT Declaration	
64 - The following code must appear in the WHDL architecture	
66 body. Substitute your own instance name and net names.	
07; 68:Begin Cut here for INSTANTIATION Template INST_TAG	
69: your_instance_name : c_addsub_0	
72 : $B \Rightarrow B$, 73 : $CLK \Rightarrow CLK$.	
74 CE => CE,	
75: S => S 76:) · ·	
77 ·· INST_TAG_END ····· End INSTANTIATION Template ·····	
79 79 You must compile the wrapper file c addsub 0.vhd when simulating	
RD1 - the core c addsub A When commiling the wranner file he sure to	>

ANOTHER EXAMPLE: BLOCK RAM

	Customize IP	- 0 ×
Block Memory Generator (8.4)		4
O Documentation 🗇 IP Location 😋 Switch to Defaults		
IP Symbol Power Estimation	Component Name bill, mem, gen_0	٥
Dow duales port	Text Text A Option Part B Option Other Option Summary Starting Type Entropy Entropy </th <th></th>	
	or	Cancel

- You can pack your design into an IP that can be later placed in a repository
- User IP can me parametrised thanks to generics/generate
- You can include documentation, instantiation templates, and constraint files (even pin locations)
- Include a test-bench or design example
- Customise the IP generation GUI

USER IP CREATION



IP INTEGRATOR

- Vivado provides a smart schematic editor to connect IPs together into a Block Design
 - Including user IPs
- Legal connections are highlighted
- Designs are validated
- Block Designs can be auto wrapped into a VHDL file
 - Wrapper can be used as top level of your design
- Alternatively, they can be instantiated as a normal component

BLOCK DESIGN EXAMPLE



LAB 16: USING IPS

The figures in these slides are taken from:

- Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13- 186389-4. ©2006, Pearson Education, Inc, Upper Saddle River, NJ. All rights reserved

- allaboutfpga.com
- nandland.com
- docs.amd.com
- https://www.symmetryelectronics.com/
- https://www.edn.com/
- Stephen A. Edwards, Columbia University, Fundamentals of Computer Systems, Spring 2012
- https://medium.com/well-red/state-machines-for-everyone-part-1-introduction-b7ac9aaf482e