Lab 17: Timing Constraints

Goal of this lab is to learn using timing constraints in Vivado by:

- Using the Timing Constraint wizard to a simple HDL design
- Observe the effect of constraints
- Observe the effect of over constraining

The design

The example design we are using is schematized in the following screenshot.



The system enables the blinking of the LEDs, when the corresponding switches are connected. The LED blinking is controlled by a counter module LED_Blinker, which uses clock derived by the system clock.

The derived clock frequency is 20 MHz, one fifth of the system input clock of 100 MHz.

Exercise 1. Timing Constraints

```
Go to ~/labs/lab17/ and open the lab17.xpr Vivado project.
```

```
vivado lab17.xpr &
```

The current constraints applies only the IOs and to the primary clock, as we did in previous labs. You can have a look at the constraint file Basys3_Master.xdc.

Run the synthesis, and open the synthesized design once finished.

Now click on Constraints Wizard on the left sidebar.

You should be prompted with a Warning, telling you that we don't have a target constraint file. Click on *Define Target* and select the Basys3 Master.xdc as the target and click OK.

Click now on *Constraint Wizard* again.

	Timing Constraints Wizard
	Identify and Recommend Missing Timing Constraints
ML Editions.	The Timing Constraints Wizard guides you through creating timing constraints per Xilinx design methodology. It analyzes your design for missing timing constraints and makes recommendations. You need to review and understand all of the recommendations to ensure they are appropriate for your design.
	Clocks:
	 Primary Clocks
	 Generated Clocks
	 Forwarded Clocks
	 External Feedback Delays
	Input and Output Ports:
	 Input Delays
	 Output Delays
	 Combinational Delays
	Clock Domain Crossings:
	 Physically Exclusive Clock Groups
	 Logically Exclusive Clock Groups with No Interaction
	Logically Exclusive Clock Groups with Interaction
	 Asynchronous Clock Domain Crossings
	Clicking 'Next' on a page applies the constraints to the design in memory, so that missing constraints on subsequent pages can be identified. Each page may require considerable runtime to discover missing constraints.
	The Clock Networks report is available on every page to help you review the constraints. Schematics and timing path reports are available on the Asynchronous Clock Domain Crossings page.
	To leave the Wizard and automatically save the new constraints to the target XDC file, click Finish. To discard the new constraints click Cancel.
E XILINX.	
?	<u>N</u> ext > Skip to Finish >> Cancel

The wizard will guide you through a series of checks and suggest specific constraints. Click Next.

In the *Primary Clock* page, there are no recommendations, meaning that our primary clock has been already constrained. You can double check the existing constraint, by opening the *Existing Create Clock Constraint* tab, in the bottom box. It should show this:

```
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add
[get_ports CLK]
```

Click Next.

We are now in *Generated Clock* page. Vivado recognised that the derived clock is not constrained in our file. In particular, we are missing the divide factor. Click on the red text, and type 5.

You can also see the command, that will be written in the constraint file in the bottom box. Click Next.

			Timing Cor	nstraints Wizard			_		×
Ge Ge	nerated Clocks nerated clocks are derived froi fers and UltraScale GTs. The V	m master clocks. Vivado autor Vizard identifies missing gene	natically derives rated clocks on	generated clocks for all user logic only. More info	Clock Modifying I o	Blocks such as MMCM/PL	L, clock		
	Recommended Constraints								
	Q, ₩2 ⊘ Щ_								
	Port/Pin	Generated Clock Name	Source Clock	Divide By					
	Clk_div/clk_out_reg/	Q clk_div/clk		undefined					
	Tcl Command Preview (1)	Existing Create Generated	l Clock Constrai	ints (0)					
	Q								
	reate_generated_clock -name	clk_div/clk -source [get_ports	{CLK}] [get_pins	; {clk_div/clk_out_reg/Q}]					
)			< <u>B</u> ack	<u>N</u> ext >	Skip to Finish >>	С	ancel	

Continue until you reach the *Input Delays* page. This is interesting, but we don't need to specify any input constraints for our input data, since they are asynchronous to our clock.

Untick the box, at the top of the list and click Next.

	included co	nstraints							
Ç	R a	파, •						Delay Parameters	
	Interface	Clock	Synchronous	<u>^1</u>	Alignment	^ 2	Data Rate and Edge	Clock period:	10
	🖄 SW[*]	I sys_clk_pin	System	~	Edge	× .	Single Rise	clock period.	
	PTC[0]	Sys_clk_pin	System	~	Edge	~	Single Rise	tco_min:	undefined
								tco_max:	undefined
								trce_dly_min:	undefined
								trce_dly_max:	undefined
								<	
								Rise Max = tco_max	+ trce_dly_max
								Rise Min = tco_min +	trce_dly_min
							>	Арр	ly
						_			
	man and a second	view (4) Exist	ing Set Input Del	ay Cons	straints (0)	aveform	ı - System Edge Sin	gle Rise	
cl Co	mmand Pre				_				
cl Co	mmand Pre	_			\		/	\	
cl Co in	put clock				\		/		
cl Co in	put clock						/		
cl Co in	put clock data			<u> </u>	\ XXXXX		/ data		X

We are now in the *Output Delay* page. Here we want to specify the constraints. All our LEDs are synchronous to the same derived clock. A constraint on a 50ns period clock should be reached easily.

Vivado splits the the minimum and maximum delays here, destination setup (on max), destination hold (on min) and propagation(trace) delays on both. Even if you can measure these values separately, Vivado will not. So you can put all the max delay as setup time or max trace delay, and the result will be the same.

For this exercise, we'll set the maximum delay to half-period. Set the values as shown below, and click Apply. This is not really needed for our output, since the LEDs also work asynchronously.

Remember, the input/output delay constraints are used by Vivado only to estimate the timing of your design. Here, we are requesting that the output data should arrive with a maximum delay w.r.t. the clock of half a period.

Clock period:	50	ns	
tsu:	25 🛞	ns	
thd:	0 🛞	ns	
trce_dly_max:	0 🛞	ns	
trce_dly_min:	0	ns	
se Max = trce_ se Min = trce_c	dly_max + tsu lly_min - thd		

Click now on *Skip to Finish*. You will see a summary page. Click on Finish.

Open again Basys3_Master.xdc and have a look at the changes.

Click on *Report Timing Summary*, to perform the timing analysis. Keep the default in the pop-up window, and click OK.

Tcl Console Messages Log Reports	Design Runs Timing × Package Pins	I/O Ports			? _ 🗆 🖸
Q ≚ ≑ C 🕍 🥹	Design Timing Summary				
General Information					
Timer Settings	Setup	Hold		Pulse Width	
Design Timing Summary	Worst Negative Slack (WNS): 3.617 ns	Worst Hold Slack (WHS):	-1.404 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Clock Summary (3)	Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS):	-1088.644 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Methodology Summary	Number of Failing Endpoints: 0	Number of Failing Endpoints:	1056	Number of Failing Endpoints:	0
> 🔂 Check Timing (17)	Total Number of Endpoints: 1637	Total Number of Endpoints:	1637	Total Number of Endpoints:	823
> 🚞 Intra-Clock Paths	Timing constraints are not met.				
> 🚡 Inter-Clock Paths					
Timing Summary - timing_1					

It seems that we have some interclock path violations. If you click on blue link, next to *Worst Hold Slack (WHS)*, you should see a list of path violating the timing.

Tcl Console Messages Log Reports	Design Runs	Timing	× Pack	age Pins I/	/O Ports						? _ 0	
Q X \$ C ₩ 9	a –	1 🍬 U	N 🔒	Inter-Clock P	Paths - sys_clk_pin to clk_div/clk	- Hold						
> 🚍 clk_div/clk to VIRTUAL_clk_div/clk 🕯	Name	Slack ^1	Levels	High Fanout	From	То	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	E
> 🚍 clk_div/clk to sys_clk_pin	l Path 73	-1.404	1	35	deb_sw/sig_out_reg_reg[0]/C	led_wrap/gen_bunter_reg[0]/D	1.121	0.605	0.516	0.000	sys_clk_pin	(^
∽ Sys_clk_pin to clk_div/clk	l Path 74	-1.404	1	35	deb_sw/sig_out_reg_reg[10]/C	led_wrap/gen_blunter_reg[0]/D	1.121	0.605	0.516	0.000	sys_clk_pin	¢
Setup 9.747 ns (10)	l Path 75	-1.404	1	35	deb_sw/sig_out_reg_reg[11]/C	led_wrap/gen_blunter_reg[0]/D	1.121	0.605	0.516	0.000	sys_clk_pin	¢
Hold -1.404 ns (10)	👍 Path 76	-1.404	1	35	deb_sw/sig_out_reg_reg[12]/C	led_wrap/gen_blunter_reg[0]/D	1.121	0.605	0.516	0.000	sys_clk_pin	¢
> 🕞 Other Path Groups	ly Path 77	-1.404	1	35	deb_sw/sig_out_reg_reg[13]/C	led_wrap/gen_blunter_reg[0]/D	1.121	0.605	0.516	0.000	sys_clk_pin	¢
User Ignored Paths	🍾 Path 78	-1.404	1	35	deb_sw/sig_out_reg_reg[14]/C	led_wrap/gen_blunter_reg[0]/D	1.121	0.605	0.516	0.000	sys_clk_pin	¢
> Unconstrained Paths	2000			05	All of a second	the contraction of the contracti		0.005		0.000		>
Timing Summary - timing_1												

You can double click on one of the path to see the full timing report.

Pa	ath Properties													?.	_ C] 2	ı x
٦,	Path 73													+			ø
~	Summary																
	Name	Ъ Path	73														
	Slack (Hold)	-1.404ns	5														
	Source	D deb	sw/sig.out	rea r	ea[0]/((risir		Ine-triggered cell EDRE clocked by sys	lk nin <i>t</i>	rise@	റെ	000	s fall@	5 000	ns n	erio	d=10
	Destination		wran/gon k	linkto:	1 blink/	counto	r roc	(0)/D (rising adap triggered call EDCE	clockod	lbud	lk d	ivicII	k frice	0.000	0000	fall	@ 10
	Destination	v	wap/gen_u	JIII KLO	J.0111K/	counte	i_ieį	JUJD (Insing edge-diggered cen FDCE	CIUCKEU	i by ci	IK_U	IV/CI	< (IISe	.00	JUIIS	Idli	@25.
	Path Group		.ik	_	~												
	Path Type	Hold (M	in at Slow I	Proces	ss Corn	er)											
	Requirement	0.000ns	(clk_div/cll	k rise@	0.000	ns - sys	s_clk	_pin rise@0.000ns)									
	Data PDelay	1.121ns	(logic 0.60)5ns (5	53.9779	6) rout	te 0.5	516ns (46.023%))									
	Logic Levels	1 (LUT2	2=1)														
	Clock Skew	2.256ns															
ĭ	Source Clock Pa	ath															
Ч	Delay Type		Incr (ns	5) P	ath	Locat	ti	Netlist Resource(s)									
	(clock sys_cln	rise edge)	(r) 0.0	00	0.000			_									
			(r) 0.0	00	0.000	SiW	/5	D- CLK									
	net (fo=0)		0.0	00	0.000												
						SiW	/5	CLK_IBUF_inst/I									
	IBUF (Prop ibuf	<u>I O)</u>	(r) 1.3	88	1.388	SiW	/5	CLK_IBUF_inst/O									
	net (fo=1, unpla	iced)	0.7	60	2.148			CLK_IBUF CLK_IBUF CLK_IBUF CLK_IBUF CLK_IBUF CLK_IBUF CLK_IBUF									
								CLK_IBUF_BUFG_inst/I									
	BUFG (Prop buf	fg I O)	(r) 0.0	91	2.239			CLK_IBUF_BUFG_inst/O									
	net (fo=293, unp	placed)	0.4	39	2.678			↗ deb_sw/CLK_IBUF_BUFG									
	FDRE							deb_sw/sig_out_reg_reg[0]/C									
×	Data Path																
L	Delay Type	1	Incr (ns)	Path	Lo	oca	Net	list Resource(s)									
	FDRE (Prop fdre	<u>e C Q)</u>	(r) 0.367	3.04	45		-	deb_sw/sig_out_reg_reg[0]/Q									
	net (fo=35, unpl	laced)	0.516	3.50	61		70	deb_sw/SW_DEB[0]									
							\triangleright	deb_sw/counter[0]_i_1/I0									
	LUT2 (Prop lut2	<u>2 IO O)</u>	(r) 0.238	3.79	99		-	deb_sw/counter[0]_i_1/O									
	net (fo=1, unpla	iced)	0.000	3.79	99		71	ed_wrap/gen_blink[0].blink/D[0]									
	FDCE						D-I	ed_wrap/gen_blink[0].blink/counter_reg][0]/D								
	Arrival Time			3.79	99												
Ľ	Destination Clo	ock Path															
Ч	Delay Type		Incr (r	ns)	Path	Loca	ati	Netlist Resource(s)									
	(clock clk_div/clk	k rise edge	e) (r) 0.0	000	0.000)											
			(r) 0.0	000	0.000	Si	W5	D- CLK									
	net (fo=0)		0.0	000	0.000)		Z CLK									
						Si	W5	CLK_IBUF_inst/I									
	IBUF (Prop ibuf	<u>I O)</u>	(r) 1.	458	1.458	Si	W5	CLK_IBUF_inst/O									
	net (fo=1, unpla	iced)	0.8	800	2.258												
								CLK_IBUF_BUFG_inst/I									
	BUFG (Prop buf	f <u>g I O)</u>	(r) 0.0	096	2.354	l l		CLK_IBUF_BUFG_inst/O									
	net (fo=293, unp	placed)	0.5	584	2.938			↗ clk_div/CLK_IBUF_BUFG									
								clk_div/clk_out_reg/C									
	FDRE (Prop fdre	eCQ)	(r) 0.4	456	3.394	•		Clk_div/clk_out_reg/Q									
	net (fo=2, unpla	iced)	0.4	800	4.194	L .		∕ clk									
								clk_BUFG_inst/I									
	BUFG (Prop buf	fg I O)	(r) 0.2	271	4.465			Clk_BUFG_inst/O									
	net (fo=528, unp	placed)	0.5	584	5.049)		↗ led_wrap/gen_blink[0].blink/CLK									
	FDCE							led_wrap/gen_blink[0].blink/counter	er_reg[0)/C							

/

	clock pessimism	-0.115	4.933				
	FDCE (Hold fdce C D)	0.269	5.202		led_wrap/gen_blink[0].blink/counter_reg[0]		
	Required Time		5.202				
<u>ج</u>)	
0	General Properties Rep	ort Cells	Nets	Net Se	gments Options		

Now let's remember that we are looking at the timing report of the synthesized design. This means that the blocks have not yet being placed on the actual logic on the FPGA, and the timing is just an estimation.

Since we modified our constraints, we have to re-run the synthesis. Click on *Run Synthesis* again.

Re-open the timing report, once it's finished. It should still fail the timing.

Run now the implementation, and open the implemented design at the end. Click on *Report Timing Summary* for the implemented design. The report should now tell you that the design meets timing.

Tcl Console Messages Log Reports Desig	gn Runs Methodology Power Timi	ing ×			? _ 🗆 🛙
	sign Timing Summary				
General Information	etup	Hold		Pulse Width	
Design Timing Summary	Worst Negative Slack (WNS): 2.883 ns	Worst Hold Slack (WHS):	0.221 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Clock Summary (3)	Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Methodology Summary (17)	Number of Failing Endpoints: 0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
> 🚡 Check Timing (17)	Total Number of Endpoints: 1637	Total Number of Endpoints:	1637	Total Number of Endpoints:	823
> 🚍 Intra-Clock Paths 🛛 🗛	I user specified timing constraints are me	t.			
> 🚍 Inter-Clock Paths	1 3				
Timing Summary - impl_1 (saved) × Timing Sur	mmary - timing_1 ×				

You can also open a report for one of the implemented paths. This is now different from the previous one in synthesis. Namely, we can see here the actual location of the implemented blocks and nets.

Pa	th 83 - timing_1						? _ D @ X				
~	Summary										
L	Name	<mark>Դ</mark> Path	83								
	Slack	2.883ns	<u>i</u>								
	Source	🕞 deb	_rst/sig_out_re	eg_reg[0]/C	(rising edge-triggered	l cell FDRE clocked by sys_clk_pin {r	ise@0.000ns fall@5.000ns perio				
	Destination	▶ led_	wrap/gen_blin	k[11].blink	/counter_reg[0]/CLR (r	ecovery check against rising-edge c	lock clk_div/clk {rise@0.000ns fa				
	Path Group	**asyn	c_default**								
	Path Type	Recove	ry (Max at Slo	w Process	Corner)						
	Requirement	10.000r	000ns (clk_div/clk rise@50.000ns - sys_clk_pin rise@40.000ns)								
	Data Path Delay	9.105ns	05ns (logic 0.456ns (5.008%) route 8.649ns (94.992%))								
	Logic Levels	0									
	Clock Path Skew	2.428ns	<u>i</u>								
	Clock Unrtainty	0.035ns	<u>i</u>								
~	Source Clock Path	ı									
L	Delay Type		Incr (ns)	Path (Location	Netlist Resource(s)					
	(clock sys_cln ris	e edge)	(r) 40.000	40.000							
			(r) 0.000	40.000	Site: W5	D CLK					
	net (fo=0)		0.000	40.000							
					Site: W5	CLK_IBUF_inst/I					
	IBUF (Prop ibuf I	<u>0)</u>	(r) 1.458	41.458	Site: W5	CLK_IBUF_inst/O					
	net (fo=1, routed)		1.967	43.425							
					Site: BUFTRL_X0Y1	CLK_IBUF_BUFG_inst/I					
	BUFG (Prop bufg	<u>I O)</u>	(r) 0.096	43.521	Site: BUFTRL_X0Y1	CLK_IBUF_BUFG_inst/O					
	net (fo=293, route	d)	1.630	45.151		deb_rst/CLK_IBUF_BUFG					
	FDRE				Site: SLICE X7Y14	▶ deb rst/sia out rea rea[0]/C					

ř	Data Path							
L	Delay Type	Incr	(ns)	Path (Loca	tion	Netlis	t Resource(s)
	FDRE (Prop fdre C Q)	(f) 0).456	45.607	Site:	SLICE_X7Y14	에 de	b_rst/sig_out_reg_reg[0]/Q
	net (fo=534, routed)	8	3.649	54.256			∕" leo	d_wrap/gen_blink[11].blink/AR[0]
	FDCE				Site:	SLICE_X62Y25	D lee	d_wrap/gen_blink[11].blink/counter_reg[0]/CLR
	Arrival Time			54.256				
,	Destination Clock Path	ı						
_	Delay Type		Incr (ns	s) Pa	ith (Location		Netlist Resource(s)
	(clock clk_div/clk rise edg	ge)	(r) 50.	000 5	0.000			
			(r) 0.	000 5	0.000	Site: W5		D CLK
	net (fo=0)		0.	000 5	0.000			
						Site: W5		CLK_IBUF_inst/I
	IBUF (Prop ibuf I O)		(r) 1.	388 5	1.388	Site: W5		CLK_IBUF_inst/O
	net (fo=1, routed)		1.3	862 5	3.250			
						Site: BUFTRL	X0Y1	CLK_IBUF_BUFG_inst/I
	BUFG (Prop bufg I O)		(r) 0.	091 5	3.341	Site: BUFTRL	X0Y1	CLK_IBUF_BUFG_inst/O
	net (fo=293, routed)		1.4	445 5	4.786			
						Site: SLICE_X36	5Y46	clk_div/clk_out_reg/C
	FDRE (Prop fdre C Q)		(r) 0.	367 5	5.153	Site: SLICE_X36	5Y46	Clk_div/clk_out_reg/Q
	net (fo=2, routed)		0.	652 5	5.806			∕" clk
						Site: BUFTRL	_X0Y0	clk_BUFG_inst/I
	BUFG (Prop bufg I O)		(r) 0.	091 5	5.897	Site: BUFTRL	_X0Y0	Clk_BUFG_inst/O
	net (fo=528, routed)		1.	502 5	7.399			Ied_wrap/gen_blink[11].blink/CLK
	FDCE					Site: SLICE_X62	2Y25	led_wrap/gen_blink[11].blink/counter_reg[0]/C
	clock pessimism		0.	180 5	7.579			
	clock uncertainty		-0.	035 5	7.544			
	FDCE (Recov fdce C CL	<u>R)</u>	-0.4	405 5	7.139	Site: SLICE_X62	2Y25	led_wrap/gen_blink[11].blink/counter_reg[0]
	Required Time			5	7.139			

Since our design meets timing, you can generate the bitstream and load it to the board. You should see the LEDs blinking at different rates, if their corresponding switch is high.

Exercise 2. Making timing fail

Increase the output delay

Now we over constrain our design, to artificially fail the timing.

Open again the *Synthesized Design* and click on *Edit Timing Constraint*. Click on *Set Output Delay* on the left menu. Double click on the *max* delay path and change the max delay to 40, in the opened window. Click OK

to close it, and then click *Apply* at the bottom of the box. Click now on the save icon in the top left of the window.

Run again the synthesis and implementation. You can see that now our timing failed. However, the design didn't change. To double-check, create the bitstream and load it to the board.

It should still work.

Increase the clock frequency

We want to generate now a not working design. The Basys3 has a system clock of 100 MHz, but the Artix-7 FPGA can run much faster than that.

Close the implemented design and open the Basys3_Master.xdc file. Select the output delays at the bottom and comment them out (CTRL-/).

Let's now double the clock speed. Go at the top of the file. And change the sys_clk, to run at 400 MHz. You need to calculate the new period. The clock should still be half-duty.

Now find the line corresponding to the generated clock, it should be at the bottom of the file. We want our generated clock still to run at 20 MHz. Adjust the divide factor accordingly.

Save and run the implementation. Open the timing report. The timing should now fail.

However, since the actual system clock on the board is 100 MHz, if you try to load this design on the board it should still work. With the difference that the generated clock will be now much slower than before, having increased the division factor.