Lab 17: Timing Constraints

Goal of this lab is to learn using timing constraints in Vivado by:

- Using the Timing Constraint wizard to a simple HDL design
- Observe the effect of constraints
- Observe the effect of over constraining

The design

The example design we are using is schematized in the following screenshot.

The system enables the blinking of the LEDs, when the corresponding switches are connected. The LED blinking is controlled by a counter module LED Blinker, which uses clock derived by the system clock.

The derived clock frequency is 20 MHz, one fifth of the system input clock of 100 MHz.

Exercise 1. Timing Constraints

```
Go to ~/labs/lab17/ and open the lab17.xpr Vivado project.
```

```
vivado lab17.xpr &
```
The current constraints applies only the IOs and to the primary clock, as we did in previous labs. You can have a look at the constraint file Basys3 Master.xdc.

Run the synthesis, and open the synthesized design once finished.

Now click on Constraints Wizard on the left sidebar.

You should be prompted with a Warning, telling you that we don't have a target constraint file. Click on Define Target and select the Basys3 Master.xdc as the target and click OK.

Click now on Constraint Wizard again.

The wizard will guide you through a series of checks and suggest specific constraints. Click Next.

In the Primary Clock page, there are no recommendations, meaning that our primary clock has been already constrained. You can double check the existing constraint, by opening the Existing Create Clock Constraint tab, in the bottom box. It should show this:

```
create clock -period 10.000 -name sys clk pin -waveform {0.000 5.000} -add
[get_ports CLK]
```
Click Next.

We are now in Generated Clock page. Vivado recognised that the derived clock is not constrained in our file. In particular, we are missing the divide factor. Click on the red text, and type 5.

You can also see the command, that will be written in the constraint file in the bottom box. Click Next.

Continue until you reach the *Input Delays* page. This is interesting, but we don't need to specify any input constraints for our input data, since they are asynchronous to our clock.

Untick the box, at the top of the list and click Next.

We are now in the Output Delay page. Here we want to specify the constraints. All our LEDs are synchronous to the same derived clock. A constraint on a 50ns period clock should be reached easily.

Vivado splits the the minimum and maximum delays here, destination setup (on max), destination hold (on min) and propagation(trace) delays on both. Even if you can measure these values separately, Vivado will not. So you can put all the max delay as setup time or max trace delay, and the result will be the same.

For this exercise, we'll set the maximum delay to half-period. Set the values as shown below, and click Apply. This is not really needed for our output, since the LEDs also work asynchronously.

Remember, the input/output delay constraints are used by Vivado only to estimate the timing of your design. Here, we are requesting that the output data should arrive with a maximum delay w.r.t. the clock of half a period.

Click now on Skip to Finish. You will see a summary page. Click on Finish.

Open again Basys3_Master.xdc and have a look at the changes.

Click on Report Timing Summary, to perform the timing analysis. Keep the default in the pop-up window, and click OK.

It seems that we have some interclock path violations. If you click on blue link, next to Worst Hold Slack (WHS), you should see a list of path violating the timing.

You can double click on one of the path to see the full timing report.

Now let's remember that we are looking at the timing report of the synthesized design. This means that the blocks have not yet being placed on the actual logic on the FPGA, and the timing is just an estimation.

Since we modified our constraints, we have to re-run the synthesis. Click on Run Synthesis again.

Re-open the timing report, once it's finished. It should still fail the timing.

Run now the implementation, and open the implemented design at the end. Click on Report Timing Summary for the implemented design. The report should now tell you that the design meets timing.

You can also open a report for one of the implemented paths. This is now different from the previous one in synthesis. Namely, we can see here the actual location of the implemented blocks and nets.

Since our design meets timing, you can generate the bitstream and load it to the board. You should see the LEDs blinking at different rates, if their corresponding switch is high.

Exercise 2. Making timing fail

Increase the output delay

Now we over constrain our design, to artificially fail the timing.

Open again the Synthesized Design and click on Edit Timing Constraint. Click on Set Output Delay on the left menu. Double click on the max delay path and change the max delay to 40, in the opened window. Click OK

to close it, and then click Apply at the bottom of the box. Click now on the save icon \Box on the top left of the window.

Run again the synthesis and implementation. You can see that now our timing failed. However, the design didn't change. To double-check, create the bitstream and load it to the board.

It should still work.

Increase the clock frequency

We want to generate now a not working design. The Basys3 has a system clock of 100 MHz, but the Artix-7 FPGA can run much faster than that.

Close the implemented design and open the Basys3_Master.xdc file. Select the output delays at the bottom and comment them out (CTRL-/).

Let's now double the clock speed. Go at the top of the file. And change the sys clk , to run at $400\,$ MHz. You need to calculate the new period. The clock should still be half-duty.

Now find the line corresponding to the generated clock, it should be at the bottom of the file. We want our generated clock still to run at 20 MHz. Adjust the divide factor accordingly.

Save and run the implementation. Open the timing report. The timing should now fail.

However, since the actual system clock on the board is 100 MHz, if you try to load this design on the board it should still work. With the difference that the generated clock will be now much slower than before, having increased the division factor.