Lab 16: Using IP Cores with Vivado

In this lab, we learn how to use IP cores in Vivado, and how to package your design into an IP.

We'll use Xilinx IPs and our user IP to design an adder module to be implemented in the Basys3 board.

The design has the following interface

Port	Direction	Width	Туре
А	A IN		std_logic_vector
B IN		8	std_logic_vector
RST	RST IN		std_logic
CLK	IN	1	std_logic
SUM	UM OUT 8		std_logic_vector

The port A is constrained to the switches 0-7 on the board, while B to the switches 8-15. The RST is wired to the central push button BTC. Finally, the SUM is connected to the LEDs 0-7.

The design should calculate the sum of A and B, according to the following truth table

RST	SUM
0	A + B
1	0

The inputs ${\tt A}, {\tt B}$ and ${\tt RST}$ shall be debounced before that we can use them.

Exercise 1. Package the debouncer module in a user IP

Go to ~/labs/lab16 and open Vivado.

Create a new Vivado project with the following settings.

Setting	Value
Project Name	debouncer_ip
Project Type	RTL Project
Add Sources	Add <pre>src/deb.vhd and src/multiple_debouncer.vhd to the project. Select VHDL as target language</pre>
Default Part	Select Boards -> Basys3

Open the MULT_Debouncer.vhd file to get familiar with the design. The module instantiate a variable number of debouncers equals to the parameter N_BUTTONS set in the VHDL generic. The debouncing time DEBOUNCE COUNT MAX can also be configured.

Once, you finished analysing the code, click on the toolbar Tools->Create And Package New IP, and continue using the following settings.

Setting	Value
Create Peripheral, Package IP or Package a Block Design	Packaging Option: Package your current project
Package your Current project	IP location: ~/labs/lab16/UserIPs

Once you click on Finish, a new Vivado window should open. Here, you will be prompted with the IP packager, where you can set information for your IP.

Pack	age IP - MULT_Debouncer			_ D @ X
Pac	kaging Steps	Identification		
~	Identification	Vendor:	user.org	\otimes
4	Packaging Steps Identification Identification Libr Compatibility File Groups Customization Parameters Disp Ports and Interfaces Dest Addressing and Memory Ven Customization GUI Roo Review and Package Tu	Library:	user	8
5		Name:	MULT_Debouncer	\otimes
		Version:	1.0	\otimes
Package IP - MULT_Debouncer Packaging Steps Identification Compatibility File Groups Customization Parameters Ports and Interfaces Addressing and Memory Customization GUI Review and Package Heriers Customization GUI Review and Package Customization GUI Review and Package Addressing and Memory Vendor display name: MULT_Debouncer_v Company url: Review and Package Variation GUI Review and Package Categories Categories	MULT_Debouncer_v1_0	\otimes		
•	Ports and Interfaces	Description:	MULT_Debouncer_v1_0	\otimes
	Addressing and Memory	P-MUT_Debouncer Identification uffication Ubrary: user.org uffication Ubrary: user omization Parametrs Version: 10 poliphy name: MUT_Debouncer.y1.0 0 Display name: MUT_Debouncer.y1.0 0 version: 10 0 poscription: Mont_Debouncer.y1.0 0 version: nomedicin/Work/fpg-course-tum/dab/dab16/User/Ps 0 wer and Package * *		
~	age P - MULT, Debourcer			
	nenen and raciage	senser		
		Categories		
		+ - +	l de la construcción de la constru	
		/UserIP		
<				

Have a look at the various Packaging Steps. This is a short description of them.

- Compatibility: define the list of FPGA family to which our IP will be compatible. Keep it as it is.
- File Group: The file which are used to package your IP. Keep it as it is.
- Customization Parameters: Here you can see the parameters, that user can use to customise the IP. They should coincide with the generics in the module.
- Ports and Interfaces: The interface signals of your IPs. You should see a warning for the clk signal that we can ignore.
- Addressing and Memory: This defines eventual memory mapping in the IP. It's not relevant for our design.
- Customization GUI: Here you can have a look at the GUI page, that will appear when instantiating the IP in a Vivado project.
- Review and Package: This is the final window, where you can review the changes and package the IP.

In the *Customization GUI* page, you might notice that the **rst** is shown as active low, which is the default for Xilinx.



To fix this, go back to the Ports and Interfaces page, and double click on rst, under *Clock and Reset Signals*

Go to the *Parameters* tab, expand *Auto-calculated* in the left box, select **POLARITY** and click on the right arrow. In the right box, you should now see it under *Overridden*. Select its *Value* cell, and type **ACTIVE_HIGH**.

	Edit Interface			- •
e the tabs and fields below to modify the Bu	us Interface on your IP.			
General Port Mapping Parameters	;			
Choose Parameters to Override	Q	+ C 0]	
✓ Auto-calculated	Name	Description	Value	
PortWidth	V D Overridden			
INSERT_VIP			ACTIVE_HIGH	
> Optional	Optional			
# #	Note: Parameters pre values normally calcu you only set appropri	esented in the t ilated by the so ate values for t	able above will ov ftware. It is recom he parameters in	erride the mended that the Required
	User Setting section.		ОК	Cancel
			OK	Cancer

Click OK, and refresh the IP page with the circular arrow in the toolbar. Now expand, the rst signal row, left click on the rst port, and select *Auto Infer single bit Interface -> Reset*.

If you go back to the *Customization GUI* page, the reset port should look now correctly as active-high.



Go to *Review and Package* and click on *Package IP*. You can close the project once finished. Also close the other first project you created.

Exercise 2. Design the Adder

Open another Vivado window and create a new project with the following settings.

Setting	Value
Project Name	adder
Project Type	RTL Project
Add Sources	Add Files: <pre>src/top_adder.vhd. Select VHDL as target language.</pre>
Add Constraints	Add Files: src/Basys3.xdc
Default Part	Select Boards -> Basys3

In the *Define Module* window that pop-ups, you can already define the ports as described above, or click OK and modify the code manually.

Once you have defined the port interface, click on the *IP Catalog* on the left. Try to search for the IP, we just packaged. You'll notice that Vivado cannot found it.

The reason is that we need to tell Vivado the location of our User repository. Click on Settings, and select the IP->Repository page. Click on + and select the repository we just created UserIPs.

•

	Settings –		>
Q-	IP > Repository		
Project Settings	Add directories to the list of repositories. You may then add additional IP to a		
General	selected repository. If an IP is disabled then a tool-tip will alert you to the reason.		
Simulation			•••
Elaboration	IP Repositories		
Dataflow			
Synthesis			
Implementation	/home/dcieri/Work/fpga-course-tum/labs/lab16/UserIPs (Project)		
Bitstream			
∼ IP			
Repository			
Packager	Pofresh All		
ool Settings	Refrest All		
Project			
IP Defaults			
> Vivado Store			
Source File			
Display			
Help			
> Text Editor			
3rd Party Simulators			
> Colors			
Selection Rules			
Shortcuts			
> Strategies			
> Remote Hosts			
> Window Behavior			
?)	OK Cancel <u>A</u> pply Re	<u>s</u> tore	_

Click OK to close the window and save the settings. In the IP Catalog, you should now see a folder for the User Repository UserIP. If you expand it, you will see our MULT_Debouncer_v1_0 IP.

IP Catalog	? _ D ₽ X
Cores Interfaces	
	ø
Search: Q-	
Name ^1 AXI4 Status License VLNV	
User Repository (/home/dcieri/Work/fpga-course-tum/labs/lab16/UserIPs)	^
MULT_Debouncer_v1_0 Producti Included user.org:user:MULT_Debouncer:1.0	
V 🖙 Vivado Repository	
> 🔤 Alliance Partners	
> 🔚 Audio Connectivity & Processing	
> 🔚 Automotive & Industrial	
> 🚞 AXI Infrastructure	
> 🚞 AXIS Infrastructure	
> 🔤 BaseIP	
> 🔤 Basic Elements	
> 🔚 Communication & Networking	
> 📄 Debug & Verification	
> 🔚 Design Gateway	
> 🔚 Digital Signal Processing	
> 🔚 Dynamic Function eXchange	
> 🔚 Embedded Processing	
> 🗁 FPGA Features and Design	
N 🖻 Karnale	~
Details	
Name: MULT_Debouncer_v1_0	î
Version: 1.0 (Rev. 2)	
Description: MULT_Debouncer_v1_0	
Status: Production	
License: Included	
Vendor: user.org	
VLNV: user.org:user:MULT_Debouncer:1.0	
Repository: /home/dcieri/Work/fpga-course-tum/labs/lab16/UserIPs	
	~

Double click on our IP. We need to create two configuration for our IP. The first one has N_BUTTONS=8 and will be used to debounce the A and B inputs. A second one has just one button (N_BUTTONS=1) and will debounce the rst signal.

Generate the two IPs, clicking on Generate both time. Give the IPs resonable names (e.g. Switch_debouncer, Rst_debouncer).

Customize IP D MULT_Debouncer_v1_0 (1.0) Image: Component Name Text: Debounced Image: Debounced Count Max Toologo Image: Debounced I		
MULT_Debouncer_v1_0 (1.0)		1
ODcumentation 🕞 IP Location C Switch to Defaults		
Show disabled ports	Component Name Rst_Debouncer Debounce Count Max 1000000 @ N Buttons 1 @	©
- clk - rst debounced[0:0] - button[0:0]	-	
		OK Cancel

Finally, we want to create an IP that performs the addition. Go back to the IP catalog and search for the *Adder/Subtracter* block. Double click and customise it in this way.

- Input type: Unsigned for both A and B
- Input width: 8 for both A and B
- Output width: 8
- On the Control Tab, deactivate the *Clock Enable*

Click OK, and generate the IP.

			Customize IP	- • ×
Adder/Subtrac	ter (12.0)			1
Ocumentation	🗎 IP Location 🛛 C Switch to Defaults			
IP Symbol I	nformation	Component Name c	_addsub_0	8
Show disabled	d ports	Basic Control		
		Implement using	Fabric v	
		S =	A +/- B	
-	A[7:0]	Input Type	Unsigned V Unsigned V	
-	B[7:0]	Input Width Add Mode	8 (1,256) 8 (1,256) Add	
	CLK	Output Width	8 🛞 [8 - 9]	
	100	Latency Configurati	ion Manual V	
	ADD	Latency	1 (0-8)	
	C_IN C_OU	Constant Input	t.	
	CE S[7:0	0] - Constant Value	e (Bin) 00000000	
	BYPASS			
	SCLR			
	SSET			
	SINIT			
			OK	Cancel

Now go to the *IP Sources* tab in the *Sources* window. You should see the IPs, we just created. If you expand them you will se the actual IP files, including the *Instantiation Template* for VHDL (.vho) and Verilog (.veo).

Double click on VHDL Instantiation template for the adder IP.

Sile Selle Siley Texts December	a tabladanı tanına tabanı tala	On Owick Account		r course	comytai	03/1001	io/pro	Jecc_2/	project	_expi] vi	000 202212						- L	
Elle Edit How Tools Keport	s <u>Window</u> La <u>yout</u> <u>View</u> <u>H</u> eip	- Quick Access														Default La	Nea	uy
Flow Navigator 🗧 🗧 ? _	PROIECT MANAGER - project 2														_	Deradic Laj	ouc	2
PROJECT MANAGER							1				1							
Ö Settings	Sources		? _ 🗆 🖒 ×	Proj	ect Sumr	mary	× to	p_adder.	vhd >	< IP Catalog	× top_add	er.vhd (2) * >	c_addsub_	0.vho ×			?	
Add Courses	Q ≚ ≑ +		0	/hor	ne/dcieri	/Work/fp	ga-cou	rse-tum/	labs/lab1	6/project_2/pr	oject_2.gen/sou	rces_1/ip/c_adds	ub_0/c_addsub	_0.vho				>
Add Sources	∨ 🗈 IP (3)				L M L -		X	l n l	in LS	< // 🔳	0					R	lead-only	
Language Templates	✓ ⊕ ■ c_addsub_0 (14)					TICAL A	PPLIC	ATIONS									,	_
· 다 IP Catalog	v 🖨 Instantiation Template	31	Xil	inx pro	ducts	are no	t desig	ned or inter	nded to be fa	il- fo								
10.10.175.00.1700	C_addsub_0.vno			33	per	formand	e, su	ch as l	ife-sup	port or saf	ety devices o	r						
IP INTEGRATOR	> Synthesis (3)			35	app	licatio	ons re	lated t	o the d	leployment o	f airbags, or	any						
Create Block Design	> 🚍 Simulation (3)			36	oth inj	er appl ury, or	.icati seve	ons tha re prop	t could erty or	lead to dea environmen	ath, personal tal damage							
Open Block Design	> 🗁 Change Log (1)			38	(in	dividua licatio	illy a	nd coll	ectivel er assu	y, "Critica mes the sol	l e risk and							
Generate Block Design	🚴 c_addsub_0.dcp			40	lia	bility	of an	y use o	f Xilin	x products	in Critical							
	c_addsub_0_sim_netlist.	vhdl		41 42	reg	ulation	ns, s ns gov	erning	only to limitat	ions on pro	duct liabilit	у.						
SIMULATION	c_addsub_0_sim_netlist.	v		43	THI	S COPYR	RIGHT	NOTICE	AND DIS	CLAIMER MUS	T BE RETAINED	AS						
Run Simulation	c_addsub_0_stub.vhdl			45	PAR	T OF TH	IS FI	LE AT A	LL TIME	s.								
	C_addsub_0_stub.v S ■ MULT Debouncer 0 (16)			47	D0	нот мос	DIFY T	HIS FIL	E	1.10.0								
 RTL ANALYSIS 	> The most person of the second secon			48; IP VLNV: xilinx.com:ip:c_addsub:12.θ 49; IP Revision: 14														
> Open Elaborated Design				50	The	follow	vina c	ode mus	t appea	r in the VHL	DL architectu	re header.						
				52			Rogi	n Cut h	oro for	COMPONENT	Declaration	COMP TA						
SYNTHESIS			54	COMPON	ENT c_a	ddsub	_0	ere rui	CONFORENT	Jectaration -	CONF_TA							
Run Synthesis	Hierarchy IP Sources Libraries Compile Order			55	PORI	: IN SI	D_LOG	IC_VECT	OR(7 DO	WNTO 0);								
 Open Synthesized Design 						: IN S1 K : IN	TD_LOG	IC_VECT OGIC:	0R(7 D0	WNTO 0);								
	Source File Properties		? _ 🗆 🖒 ×	59	CE	: IN 5	TD_LO	GIC;		OWNTO O)								
 IMPLEMENTATION 	C_addsub_0.vho		← → Φ	61);		-	orc_vec		00000								
Run Implementation	Enabled			63	COM	P_TAG_E	; ND	En	d COMPO	NENT Declara	ation							
> Open Implemented Design	Location: /home/drieri/Wor	/fpga.course.tum/lab	hs/lab16/project 2/project 2	64	The	follow	ving c	ode mus	t appea	r in the VHL	DL architectu	re						
			on too he dee Cerbi dee Cer	66	bod	y. Subs	stitut	e your	own ins	tance name a	and net names							
PROGRAM AND DEBUG	Type: VHDL Template			68			Begi	n Cut h	ere for	INSTANTIAT.	<i>ION Template</i>	INST_TA						
Generate Bitstream	Size: 3.2 KB			70	PORT	MAP (i	: c_au	usub_o									
> Open Hardware Manager	Modified: Today at 14:13:49 PM				B	=> A, => B,												
	Copied to: <project directory<="" td=""><td>>/project_2.gen/sour</td><td>ces_1/ip/c_addsub_0</td><td>73</td><td>CL</td><td>K => CL => CE,</td><td>.К,</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></project>	>/project_2.gen/sour	ces_1/ip/c_addsub_0	73	CL	K => CL => CE,	.К,											
	Read-only: Yes			75	S	=> S												
	Encounted: No			77	INS	T_TAG_E	ND	En	d INSTA	NTIATION Ter	mplate							
	encrypted. No			78	You	must c	ompil	e the w	rapper	file c_adds	ub_0.vhd when	simulating						
	Core Container: No			80	the	core, erence	c_ado the V	'sub_0. HDL sim	When co ulation	mpiling the librarv.	wrapper file	, be sure to						
		US - FEFERE CHE MICL SINGULATION LEDING .																
			_	84														
	General Properties			e 05	1													,
					`													1
	Tcl Console Messages Log	Reports Design	Runs ×														? _ !	
	Q ¥ ♦ I ≪ ▶	» + %																
	Name	Constraints	Status	WNS	TNS	WHS	THS	WBSS	TPWS	Total Power	Failed Routes	Methodology	RQA Score	QoR Suggestions	LUT	FF BRA	M UR	АМ
	✓ ▷ synth_1 (active)	constrs_1	Not started															
	▷ impl_1	constrs_1	Not started															
	> 📄 Out-of-Context Module Runs																	
	1.1																	

You can see here the template to instantiate the IP in your code.

Using the templates instantiate now the IPs, in the top_adder.vhd file, such that the output of the 8-bit debouncer modules is connected to the inputs of the Adder IP. The S output of the IP, shall be then connected to the output port SUM.

Once you finished, click on *Generate Bitstream* to launch the Vivado flow. If everything goes well, load the file into the Basys3 board, and test the functionalities by playing with the switches and the buttons.

Exercise 2. Design using Block Diagram

We'll try now to generate the same design, using the Vivado IP Integrator tool. Create a new Vivado project with the following settings.

Setting	Value
Project Name	adder_bd

Setting	Value
Project Type	RTL Project
Add Sources	Select VHDL as target language.
Add Constraints	Add Files: <pre>src/Basys3.xdc</pre>
Default Part	Select Boards -> Basys3

Click on Settings and add the user IP repository as before.

Click on *Create Block Desing* on the left sidebar. Give a reasonable name and click OK. You are now prompted with the graphic interface of Vivado to create block designs.



Click on the plus button to add the debouncer IP. You should see our block appearing in the diagram. Since we need three of them, select it, copy and paste it twice (CTRL-C CTRL-P) or right click Copy and right click in an empty place and Paste.

You can then change the block names by selecting them and modify the name in the left box *Block Properties, General* tab. Give them reasonable names as before. Double click on the module that you will use to the debounce the reset signal, and change the N_BUTTONS to 1. Finally, click again on plus to add the Adder/Subtracter IP block. Double click on the block, and set it up as before. The diagram should now look like this.

Diagram		? _ 🗆 🖓 🗙
$\textcircled{\begin{tabular}{ c c c c } \hline Q & Q & Z & Q & Q & Z & Q & Q & Z & C & G & G & C & G & G & C & G & $G$$	~	¢
* Designer Assistance available. Run Connection Automation		
Debouncer A		
Debouncer_A (k rst debounced[7:0] MULT_Debouncer_v1_0 Debouncer_B (k rst debounced[7:0] MULT_Debouncer_v1_0 Debouncer_RST (k rst debounced[0:0] MULT_Debouncer_v1_0 Debouncer_RST	c_addsub_0 A(7:0) B(7:0) S(7:0) CLK Adder/Subtracter	

As you notice, there are no connections or interface defined in the diagram at the moment.

Let's first add our interfaces. Right click on an empty space in the diagram, or type CTRL-K. You should see a pop-up window, that will create our ports. Create the port of our module as described at the beginning of the exercise, selecting the right type.

	Create	Port	- • ×			
Create port and conne	Create port and connect it to selected pins and ports					
<u>P</u> ort name:	CLK		\otimes			
Direction:	Input 🗸					
Т <u>у</u> ре:	Clock 🗸]				
Create vector:	from	31 🌲 to	0 🌲			
Frequency (MHz):	100		\otimes			
Interrupt type:	() <u>L</u> evel	◯ <u>E</u> dge				
Sensitivity:	Active High	O Ac <u>t</u> ive Low				
Connect to mat	ching selected ports					
?		ОК	Cancel			

Once you created all the ports, start connecting them to the modules in the design, by click on them when you see the pencil Icon, and select the corresponding ports.



Once you are finished, you should have a block diagram similar to the following one.



Click on the Validate Design icon You should get a warning that the RST input of the Reset Debouncer block is not connected and will be grounded. That's fine for us. Ignore and click OK. Save the Design (Ctrl-S or the save icon) and close the Block Design context window.

Back to the *Project Manager* context, expand the *Design Sources*, you should see our block design there. Right click on it, and select Generate HDL Wrapper. Keep the default and click OK.

Vivado should have now created the wrapper top module for our design. Open it and check that its port correspond to the one in the constraint file.

If everything looks fine, generate the bitstream once again, load the firmware onto the board, and play with the switches to validate our design.