

# INTRODUCTION TO FPGA PROGRAMMING

---

## LESSON 12: HARDWARE DEBUG

Dr. Davide Cieri<sup>1</sup>

<sup>1</sup>Max-Planck-Institut für Physik, Munich

September 2024

**MAX-PLANCK-INSTITUT**  
FÜR PHYSIK



## HARDWARE DEBUGGING ON FPGA

- Simulation and Verification tools provide an optimal way to debug an HDL design
- It is unavoidable sometimes to debug the design directly on hardware
  - E.g. when dealing with data from external sources that cannot be simulated
- Hardware Debugging is done using a set of data collecting IP provided by AMD

## HARDWARE DEBUG WITH AMD FPGAS

- Hardware Debug using Vivado Hardware Manager
- It requires a JTAG connection to the FPGA
  - Platform USB cable I or II
  - Digilent cables
  - Our board has already the JTAG interface on board
- N.B. Adding hardware debug IPs alter your design!

## AVAILABLE HARDWARE DEBUG TOOLS

- Integrated Logic Analyzer (ILA): monitors the internal signals of a design for sampling time
- Virtual Input/Output (VIO): monitors and drive internal signals in real time
- Integrated Bit Error Ratio Tester: Evaluates and monitors the data quality of a transceiver
- JTAG to AXI Master: Emulates to AXI transactions and drives the internal AXI signals<sup>1</sup>

---

<sup>1</sup>AXI is a common standard communication protocol, widely used in computing and FPGA. More in another lecture

## ILA

- ILA records the value of internal signals
- Stores values in FPGA memory
  - Signals to monitors and Sample data depth can be configured
- Signal sampling is driven by trigger signals
  - Triggers can be setup also at run time
- Number of samples captured is based on an input clock
- Storage Requirements = no. samples \* total bits of sampled signals

# ILA IP

**ILA (Integrated Logic Analyzer) (6.2)**

Documentation IP Location Switch to Defaults

Show disabled ports

Component Name:

To configure more than 64 probe ports use Vivado Tcl Console

**General Options** Probe\_Ports(0..0)

**Monitor Type**

Native  AXI

Number of Probes:  [1..1024]

Sample Data Depth:

Same Number of Comparators for All Probe Ports

Number of Comparators:

Trigger Out Port

Trigger In Port

Input Pipe Stages:

**Trigger And Storage Settings**

Capture Control

Advanced Trigger

GUT configuration mode is limited to 64 probe ports.

Background task running on the design. Customization changes are not allowed

OK Cancel

# ILA IP

The screenshot displays the Vivado Lab Edition 2017.1 interface with the following components:

- Hardware:** A tree view showing the hardware configuration. The ILA core, `hw_ila_1 (u_ila_0)`, is highlighted with a red box and is in an `Idle` state.
- Debug Probes:** A list of debug probes including `hw_ila_1` (highlighted with a red box), `DONT_EAT`, and various GPIO and U\_SINEGEN signals.
- ILA Core Properties:** A panel showing the properties of the `hw_ila_1` core, including its name, cell, device (`xc7k325t_0`), HW core (`core_3`), and core status (`Idle`).
- Waveform:** A window titled `hw_ila_1` showing a waveform capture. The waveform is currently empty, and the ILA Status is `Idle`. A red vertical line on the waveform indicates the trigger position.
- Settings - hw\_ila\_1:** A panel for configuring the trigger and capture settings. The `Trigger mode` is set to `BASIC_ONLY`.
- Trigger Setup - hw\_ila\_1:** A table defining the trigger conditions for the ILA core.

Name	Operator	Radix	Value
U_SINEGEN:sine[19:0]	==	[B]	1100
GPIO_BUTTONS_db[1:0]	==	[H]	X
GPIO_BUTTONS_dy[1:0]	==	[H]	X
GPIO_BUTTONS_IBUF[1:0]	==	[H]	X

## VIO

- VIO blocks is used to manually drive values to signals in the design
- It can monitor real-time signals



# VIO IP

**Customize IP**

**VIO (Virtual Input/Output) (3.0)**

Documentation IP Location Switch to Defaults

Show disabled ports

Component Name:

To configure more than 64 probe ports use Vivado Tcl Console

**General Options** | **PROBE\_IN Ports(0.0)** | **PROBE\_OUT Ports(0.0)**

Input Probe Count:  [0 - 256]

Output Probe Count:  [0 - 256]

Enable Input Probe Activity Detectors

Port Diagram:

```
graph LR; d[clk] --- b[probe_in0[0:0]]; b --- c[probe_out0[0:0]]
```

OK Cancel


# VIO IP

Name	Value	Activity	D... ^1	VIO
▼  BUTTON_IBUF_1[3:2]	[H] 0		Input	hw_vio_1
└─┬─> BUTTON_IBUF_1[3]	●		Input	hw_vio_1
└─┬─> BUTTON_IBUF_1[2]	●		Input	hw_vio_1
>  fast_vio_feedback_2[31:0]	[H] AA55_9966		Input	hw_vio_1
└─> fast_vio_slice1_fb_2	●		Input	hw_vio_1
▼  fast_vio_slice5_fb_2[4:0]	[H] 00		Input	hw_vio_1
└─┬─> fast_vio_slice5_fb_2[4]	●		Input	hw_vio_1
└─┬─> fast_vio_slice5_fb_2[3]	●		Input	hw_vio_1
└─┬─> fast_vio_slice5_fb_2[2]	●		Input	hw_vio_1
└─┬─> fast_vio_slice5_fb_2[1]	●		Input	hw_vio_1
└─┬─> fast_vio_slice5_fb_2[0]	●		Input	hw_vio_1
>  fast_vio_slice200_fb_2[1...	[H] 00_0000_0000...		Input	hw_vio_1
└─> slow2fast_ila_trig_ack_2	●		Input	hw_vio_1
>  fast_cnt_count_1[31:0]	[H] 58C4_BC34	↕	Input	hw_vio_1
└─> fast_vio_slice1a_fb_2	[B] 0		Input	hw_vio_1

## IBERT

- Integrated Bit Error Ratio Tester
- Determines the quality of a serial link, measuring the Bit Error Ratio and plotting Eye Diagrams
- The IP transmits pre-defined bit patterns to the transceiver and reads back the results
- If bits are different it increases the Bit Error Count (BEC)
- Eventually, calculates the total Bit Error Ratio (BER)
- BER can be plotted against time and voltage variation over many sample to produce the so called Eye Diagram
  - The more open the eye, the better is the link

# EYE DIAGRAM



## LAB 19: HARDWARE DEBUG

The figures in these slides are taken from:

- Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13- 186389-4.  
©2006, Pearson Education, Inc, Upper Saddle River, NJ. All rights reserved
- allaboutfpga.com
- nandland.com
- docs.amd.com
- <https://www.symmetryelectronics.com/>
- <https://www.edn.com/>
- Stephen A. Edwards, Columbia University, Fundamentals of Computer Systems, Spring 2012
- <https://medium.com/well-red/state-machines-for-everyone-part-1-introduction-b7ac9aaf482e>
- www.icdesigntips.com
- techdocs.altium.com
- anysilicon.com
- Yngve Hafting 2021, University of Oslo