

# INTRODUCTION TO FPGA PROGRAMMING

---

## LESSON 16: ADVANCED FPGA TOPICS

Dr. Davide Cieri<sup>1</sup>

<sup>1</sup>Max-Planck-Institut für Physik, Munich

September 2024

**MAX-PLANCK-INSTITUT**  
FÜR PHYSIK



## INTRODUCTION

- This lecture shows an overview of other advance FPGA topics, that we didn't have time to cover during the course
- I will not provide too many details
- Starting point for further studies

## ADVANCED VERIFICATION METHODOLOGIES

- Verification is crucial for ensuring the correctness of VHDL designs
- VHDL already provides standard features to automatise your test-benches
- Methodologies (Libraries) provide structured approaches to verification.
- UVVM and OSVVM are two popular methodologies in the VHDL community.


## UVVM AND OSVVM



- [UVVM](#) (Universal VHDL Verification Methodology) and [OSVVM](#) are both free, open-source methodology for VHDL verification.
- They aim to simplify and standardize the verification process.
- Provide a set of libraries and tools for writing and managing testbenches
- Both requires simulator with full support to VHDL-2008 (no Vivado)

## COCOTB

- *CO*routine based *CO*simulation TestBench (CocoTB)
- Runs python code concurrently and synchronously to the simulation
- No HDL testbench needed
- All python packages available
- Use cases
  - Python golden model
  - Connect real hardware
- Low simulation performance (longer execution)
- No support to Vivado simulator (yet)




## VUNIT



- [VUnit](#) – Python based Test Runner
- Open source unit testing framework for VHDL/SystemVerilog
- Workflow:
  1. Scan through all files in a folder and build a dependency tree
  2. Search for testbenches
  3. Compile the sources in the correct order
  4. Start the simulation (in parallel)
  5. Report the test results


## AXI

- AXI (Advanced eXtensible Interface) is an interface protocol defined by ARM.
- Nearly every Xilinx IP uses an AXI Interface
- Three types of AXI4-Interfaces:
  - AXI4 (Full AXI4): For high-performance memory-mapped requirements.
  - AXI4-Lite: For simple, low-throughput memory-mapped communication (for example, to and from control and status registers).
  - AXI4-Stream: For high-speed streaming data



## AXI READ AND WRITE CHANNELS


- The AXI protocol defines 5 channels:
- Two for Read transactions:
  - Read Address
  - Read Data
- Three for Write Transactions:
  - Write Address
  - Write Data
  - Write Response





## AXI READ AND WRITE TRANSACTIONS

- AXI Master always initiates the transactions
- Multiple data can be transmitted on the same AXI address (burst)




# AXI REALITY

```
myip_v1_0.vhd
/home/dciernip-repo-tests/myip_1_0hdl/myip_v1_0.vhd

31 -- Ports of Axii Master Bus Interface M00_AXI
32 m00_axi_init_axi_tsn : in std_logic;
33 m00_axi_tsn_done : out std_logic;
34 m00_axi_error : out std_logic;
35 m00_axi_ack : in std_logic;
36 m00_axi_arresetn : in std_logic;
37 m00_axi_arid : out std_logic_vector(C_M00_AXI_ID_WIDTH-1 downto 0);
38 m00_axi_araddr : out std_logic_vector(C_M00_AXI_ADDR_WIDTH-1 downto 0);
39 m00_axi_arlen : out std_logic_vector(7 downto 0);
40 m00_axi_arsize : out std_logic_vector(2 downto 0);
41 m00_axi_arburst : out std_logic_vector(1 downto 0);
42 m00_axi_arlock : out std_logic;
43 m00_axi_arcache : out std_logic_vector(3 downto 0);
44 m00_axi_arprot : out std_logic_vector(2 downto 0);
45 m00_axi_arqos : out std_logic_vector(3 downto 0);
46 m00_axi_aruser : out std_logic_vector(C_M00_AXI_ARUSER_WIDTH-1 downto 0);
47 m00_axi_arvalid : out std_logic;
48 m00_axi_arready : in std_logic;
49 m00_axi_rdata : out std_logic_vector(C_M00_AXI_DATA_WIDTH-1 downto 0);
50 m00_axi_rstrb : out std_logic_vector(C_M00_AXI_DATA_WIDTH/8-1 downto 0);
51 m00_axi_rlast : out std_logic;
52 m00_axi_ruser : out std_logic_vector(C_M00_AXI_RUSER_WIDTH-1 downto 0);
53 m00_axi_rvalid : out std_logic;
54 m00_axi_rready : in std_logic;
55 m00_axi_bid : in std_logic_vector(C_M00_AXI_ID_WIDTH-1 downto 0);
56 m00_axi_bresp : in std_logic_vector(1 downto 0);
57 m00_axi_buser : in std_logic_vector(C_M00_AXI_BUSER_WIDTH-1 downto 0);
58 m00_axi_bvalid : in std_logic;
59 m00_axi_bready : out std_logic;
60 m00_axi_arid : out std_logic_vector(C_M00_AXI_ID_WIDTH-1 downto 0);
61 m00_axi_araddr : out std_logic_vector(C_M00_AXI_ADDR_WIDTH-1 downto 0);
62 m00_axi_arlen : out std_logic_vector(7 downto 0);
63 m00_axi_arsize : out std_logic_vector(2 downto 0);
64 m00_axi_arburst : out std_logic_vector(1 downto 0);
65 m00_axi_arlock : out std_logic;
66 m00_axi_arcache : out std_logic_vector(3 downto 0);
67 m00_axi_arprot : out std_logic_vector(2 downto 0);
68 m00_axi_arqos : out std_logic_vector(3 downto 0);
69 m00_axi_aruser : out std_logic_vector(C_M00_AXI_ARUSER_WIDTH-1 downto 0);
70 m00_axi_arvalid : out std_logic;
71 m00_axi_arready : in std_logic;
72 m00_axi_rid : in std_logic_vector(C_M00_AXI_ID_WIDTH-1 downto 0);
73 m00_axi_rdata : in std_logic_vector(C_M00_AXI_DATA_WIDTH-1 downto 0);
74 m00_axi_rstrb : in std_logic_vector(1 downto 0);
75 m00_axi_rlast : in std_logic;
76 m00_axi_ruser : in std_logic_vector(C_M00_AXI_RUSER_WIDTH-1 downto 0);
77 m00_axi_rvalid : in std_logic;
78 m00_axi_rready : out std_logic;
79
80 );
81 end myip_v1_0;
82
83 architecture arch_tan of myip_v1_0 is
```


## PARTIAL RECONFIGURATION



- Partial Reconfiguration or **Dynamic Function eXchange**, allows for reconfiguration of modules within an active design
- A full bitstream is loaded on the FPGA, including FPGA regions that can be reconfigured
- Partial bitstream is loaded on the FPGA (dynamic configuration) during operation, to modify reconfigurable regions

# HIGH LEVEL SYNTHESIS


- Major vendor provides tool to translate C/C++ code into RTL
- **Xilinx AMD Vitis HLS**
  - Write code in C++ / C / System C
  - Code converted by Vitis HLS into RTL
  - C simulation available to validate functionalities
  - Eventually, RTL is packed in an IP, and can be implemented in Vivado



## MACHINE LEARNING ON FPGAS

- Due to their ability of processing large chunks of data in parallel, FPGAs are ideal to infer machine learning algorithms
- Different options for the implementations:
  - Write your own VHDL implementation of the algorithm
  - Vitis-AI
  - HLS4ML

## AMD Vitis™ AI Integrated Development Environment





- [HLS4ML](#) is a python package that translates machine learning models into C++ code for HLS
- Optimizes the algorithm for FPGA implementation
- Executes Vitis-HLS within python, to run synthesis and IP exportation

## CONTINUOUS INTEGRATION AND VERSION CONTROL



- Source code control in VHDL project is fundamental, especially in large collaboration
  - Even small changes in the design, can result in large differences in the implementations
- Vivado projects are not git-friendly (long xml files)
- [Hog \(HDL-on-Git\)](#) is an open-source tool, that help maintaining HDL projects with git
  - It also provides templates for Continuous Integration workflow, building and simulating HDL projects



The figures in these slides are taken from:

- Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13- 186389-4.  
©2006, Pearson Education, Inc, Upper Saddle River, NJ. All rights reserved
- [allaboutfpga.com](http://allaboutfpga.com)
- [nandland.com](http://nandland.com)
- [docs.amd.com](http://docs.amd.com)
- <https://www.symmetryelectronics.com/>
- <https://www.edn.com/>
- Stephen A. Edwards, Columbia University, Fundamentals of Computer Systems, Spring 2012
- [adafruit.com](http://adafruit.com)
- [www.icdesigntips.com](http://www.icdesigntips.com)
- [techdocs.altium.com](http://techdocs.altium.com)
- [anysilicon.com](http://anysilicon.com)
- Yngve Hafting 2021, University of Oslo
- [www.myomron.com](http://www.myomron.com)