

PXD6 Production Status, final pixel design ?

Proposal for a more radiation tolerant design

PXD6 Production Status

halbleiterlabor



The Clear Gate Problem



Which Clear and ClearGate voltages ensure a safe operation?





DEPFET - matrix section 2x2 pixel (metal and contact layers are omitted)





PXD 6 Design options

PC Design (Poly Cover) would solve this problem



Simulation





Clear-ClearGate-Drift

unirradiated



Backside 75µm at -26V

7th Int. Workshop on DEPFET Detectors and Applications, Ringberg 2011

Gap region (CG)



7th Int. Workshop on DEPFET Detectors and Applications, Ringberg 2011



Charge collection (C-CG-Drift)

Does not change !

unirradiated

irradiated



7th Int. Workshop on DEPFET Detectors and Applications, Ringberg 2011

What happens with the electrons in CG region?



PXD6 pixel are designed in a way that these electrons are treated as signal electrons -> they drift into the internal gate \bigotimes after they are pushed by a global n doping into the depth



New Approach

Forming a barrier for electrons

PXD 6 ST SCG ...



Modified design



- Keeping electrons at the surface (by omitting the global n doping in the crucial regions) - Longer Drain (barrier) regions

Clear-CG-Drain Vc=3V,Vd=-5V Vcg=2V



For completeness ...

C-CG-Internal Gate

C-CG-Source





C-CG-Drift (Vb=-26V)

Z =50um



Z =75um



C-CG-S Vc=3V, Vcg=0V

Lcg = 4um

Lcg = 5um





Cut through the transistor





Source-Int. Gate-Drain-CG-Drift

Z =75um



Z =50um



Other pros and cons

PXD 6 ST_SCG ...



Modified design



Simpler design to arrange clear line charge collection should be betterl

larger parasitic drain capacitance



2nd Batch got back side aluminum (3 SOI wafer) After metal etching, ready for measuring and dicing in two weeks

2 wafers reserved for DHP and copper DHP footprint implemented Next processing step: contact openings between metal 1 and metal2 ready in about 8 weeks

Test project to improve the metal 1 / metal 2 isolation has been started



- A more radiation tolerant DEPFET pixel design is proposed based on a modest modification of a PXD6 prototype device
- According to simulations it solves the 'inhomogeneous threshold shift problem' of the Clear Gate
- further studies necessary, especially 3 D simulation
- the remaining PXD6 batches are expected soon

Potential distribution along the DEPFET transistor and drift region



Back contact -28V at 75µm

Generation of 10000 electron/hole pairs simulating a hit at the edge of the drift structure (74µm) See page 5

Zoom into DEPFET



DEPPFET response







C-CG-IG (Vb=-26V)



7th Int. Workshop on DEPFET Detectors and Applications, Ringberg 2011