

LMU München - Excellence Cluster Universe

UPDATE on PS development

Stefan Rummel





- Organization
- Updates on requirements
- Engineering aspects
 - System overview
 - Multichannel prototype
 - PS form factor & space needs
 - HV – channel
- Outlook



- Group from Krakow interested to join the PS development effort
 - Started with hardware tests
 - Will look into Overvoltage protection / Hardware safety system
 - Organizing a longer stay of a designer in Munich
- Manpower
 - More and more students are interested to work in our group
 - Helpful support for testing & Labview programming
- Firmware development is ongoing
 - See my next talk

- New input from HLL → have to be prepared for threshold voltage shift
 - Segmentation of MOS-structures
 - 3 Gate_On – 3 CCG - voltages
 - Range of voltages has increased (CCG, Gate)
 - Ability to put Gate_On below GND
 - Gate_OFF needs bipolar output ($\sim +5$ to $-5V$)
- SW_SUBS can't be put on GND anymore

Old biasing:

VREF : SW_DVDD


SW_SUB : GND

New biasing:


VREF : $-10V + 3.3V$

SW_SUB : $-10V$


[from SWB manual]




- Need 6 additional voltages
- With this scheme steering voltages can be easily applied with respect to source



- Design of multichannel prototype finished – “Analog Prototype”
 - Digital interface via DAC-PCI card and ADC
 - Organized in 4 modules with 4 channels
 - 4 layer PCB, 75*145mm²
- Flexible design:
 - With/without remote sensing
 - Positive- or Negative Output, sink or source
 - Flexible over current protection
 - Clear_OFF can be derived form Clear_On
 - Monitoring of currents and voltages
 - Status outputs




- Compact channel ($\sim 9\text{cm}^2$)
 - Regulator ($\sim 2.5\text{ cm}$) + pass element ($.5\text{cm}^2$)
 - Space for heat sink ($\sim 2\text{cm}^2$)
 - Monitoring ($\sim 2.5\text{cm}^2$)
 - Current sense
 - Voltage sense
 - Current source @ each output ($.8\text{cm}^2$)
 - Allows the regulator to sink current
 - Interesting for DCD_AVDD, steering voltages
 - Auxiliary circuitry
 - Digital isolators (now for steering of MUX, later for SPI)
 - Range adjustment for the DAC output
 - Common shutdown
- Layout is there and will serve as baseline for the next iteration
- Based on this we can make a first estimate on system-size
- After commissioning first tests with DEPFET-system can be done




- Baseline for electro-mechanics
 - Use of standard 19" components
 - Good HF properties
 - 24V Main power supply (e.g. TDK-Lambda GENSYS, 2U)
 - 3 kW (E - DC/DC, E – regulator, auxiliary)
 - 24V power distribution via bus bar + backplane
 - PS modules – standard cassettes 6HE-21TE → 10 crates
 - Cooling - 19" fan unit 1U → 1 per crate
 - Connectivity – ETH - Switch ~2U
 - Cooling interlock via backplane
 - Connectivity (ETH, JTAG, Detector output) on front-side of PS-module
- First estimate: 2 two racks - more precise estimate by Autumn

19" Rack – 220cm




- First prototype ready & tested
 - HV DC/DC converter
 - Shunt post regulator
- Specifications
 - 0-200V output settable
 - 1mA output current
 - Precise current and voltage monitoring
- Performance
 - Noise 2.2mVrms (0.1Hz-20MHz)
 - Still switching remnants visible 8mVpp

→ Second iteration with better filtering should solve this problem



Commercial



V0.1 done

16Ch prototype done:

- To be tested
- Next iteration adaption

Safety:

- Concept done
- Collaboration with Krakow

MCU:
Adaption from existing
board

PS UNIT

Slow control:
TUM/Fortis started



- Next steps
 - Integrate DAC/ADC into Multichannel prototype
 - Adaption of existing design
 - MCU – Steering card
 - Adaption of evaluation board
 - Hardware safety – OVP
 - Krakow
- Since our last Ringberg meeting in May 2009 we made significant progress
- Full scale electrical prototype by end of this year