



DCDB Performance and Operation Updates



Jochen Knopf, Ivan Peric, Peter Fischer jochen.knopf@ziti.uni-heidelberg.de 7th International Workshop on DEPFET Detectors and Applications 09.-11. May 2011

- Introduction: History of the DCDB Development
- Part I: Latest Improvements in DCDBv1 Performance
- Part II: DCDB in DEPFET Readout Operation Dynamic Offset Compensation
- Part III: DCDB-TC Measurement Results



Introduction: History of DCDB Development



History of DCDB Developments (1/2)





History of DCDB Developments (2/2)





Part I: Latest Improvements in DCDBv1 Performance



What Led to the Improvements?



Get better understanding by detailed measurements:

- Potential of internal nodes
- TIA Characterization
- ADC's Current Memory Cell Characterization

Results:

- Suboptimal bias of TIA
- Voltage drop,
 NOT primary inside the chip but on the WB

Measurement Setup



<u>Scenario:</u>

- TestBeam 2010 Module used!
- Signal sampling rate : **100ns**
- Single matrix row is constantly activated.
 - \rightarrow Offset Current (with variation)
- Offset is subtracted by current source @max! (VNSubIn = 127) → Realistic!
- Signal is generated by internal source, each calibrated via SMU.



Golden Module: All ADC Transfer Curves



Facts:

- 100ns sampling rate!
- Transfer curves of all 256 accessible ADCs
- Each point is the mean of 100 samples
- Here: 1ADU = ~84nA

Conclusions:

- 8 bad ADCs have already been identified during TB2010 analysis.
- Vertical dispersion: ~73LSB. Note: This includes DEPFET variations!



A Propos: Bad ADCs





The DCDBv1's Current Performance (2/5)



Golden Module: Mean Noise of All ADCs

- Mean ADC noise is homogeneous all over the chip.
- Main source of noise is NOT the ADC but rather the TIA.
 - \rightarrow These numbers are based on 30k TIA feedback resistor.
 - \rightarrow Noise almost halves with 60k!



Golden Module: Mean Noise vs. ADC Position

The DCDB<u>v1</u>'s Current Performance (3/5)

Golden Module: Peak-to-Peak INL of All ADCs



s¹⁶ 14 12 500 450 400 350 10 300 8 250 6 200 150 100 10L 10R 11L 11R 12L 12R 13L 13R 14L 14R 15L 15R 16L 16R 9R **DCDB Columns**

Golden Module: Peak-to-Peak INL vs. ADC Position

- Integral non-linearity (peak-to-peak) is roughly in the order of 2x noise.
- Homogeneous distribution over the chip.
- ~5 ADCs with fairly increased non-linearity. (\rightarrow next slide)



The DCDB<u>v1</u>'s Current Performance (4/5)

Golden Module: ADC with worst INL (A3<27>L)

Golden Module: INL of ADC A3<27>L



- Non-linearity is caused by steps in the ADC's transfer curve.
- Could be another yield issue.



The DCDBv1's Current Performance (5/5)

Golden Module: Gain vs. ADC Position

Golden Module: Gain of All ADCs



- Gain for applied bias settings and 30k TIA feedback resistor: ~ 84nA/ADU
- There are two clear but quantitatively small gradients!
 - \rightarrow Vertical gradient might be on-chip voltage drop.
 - \rightarrow The reason for the horizontal gradient is unknown. (Chip layout is symmetrical!)



Part II: DCDB in DEPFET Readout Operation -Dynamic Offset Compensation



Dynamic Offset Compensation – Principle of Operation



- Current is dynamically added (!) to the input signal from the DEPFET.
 - The lower the pixel's offset, the more current is added.
- Technical realization: There are three identical sources, each constantly delivering a unit of current. An additional 2bit factor defines the multiplication between 0x and 3x.

Parameters to define:

- a) Unit current (per chip)
- b) Multiplication factor: 0-3 (per matrix pixel)



Expected Influence on Measurements (1/2)



Strategy:

"Bring the effective offsets of all pixels into the uppermost bin."

Question:

How to set the bins?



Expected Influence on Measurements (2/2)

Simulation:

- Assuming uncorrected pedestal distribution with $\sigma = 1$
- Perform correction based on bin sizes between 0.5σ and 1.6σ
- Calculate σ of resulting corrected distribution





 $\sigma = 0.34$



The Optimization Algorithm

- I. Scan: Measure ADU for every combination of
 - a) Matrix pixel
 - b) Unit current
 - c) Multiplication factor
 - \rightarrow Brute force algorithm
 - \rightarrow DC Measurements
- II. Calculate σ for raw distribution (= correction off)

III. Define bin width



- IV. Find best multiplication factor map for each unit current
- V. Pick unit current with lowest remaining $\boldsymbol{\sigma}$



Dynamic Offset Compensation – The Results



- Same settings and speed as for the DCDB characterization (100ns).
- Here: Bin width = $1.5\sigma \rightarrow$ Expected reduction = 44%, Measured reduction = 44.3%
- \rightarrow Indirect prove of TIAs dynamic performance!



What About the Noise Introduced by Dynamic Offset Compensation?



Jochen Knopf, Ivan Peric, Peter Fischer - LS Schaltungstechnik & Simulation - Universität Heidelberg 21/29

Part III: DCDB-TC Measurement Results



- Why did we submit a DCDB test chip at all?
 - \rightarrow Because we thought the DCDBv1 would have serious issues...
- Major changes / improvements in DCDB-TC
 - 32 Channels only, standard technology without bumps
 → smaller & cheaper, faster production
 - Delay bias generator was made stronger
 - Separate bulk potential for switch transistors
 - Modified ADC switches: Low-Vt transistors used
 - Input subtraction source doubled (VNSubIn)
 - Internal voltage drops measurable
- Production details:
 - Developed & submitted in October 2010
 - Expected delivery ~Jan 2011, the chip arrived end of Feb 2011!
 - \rightarrow Only very few days of testing before DCDBv2 submission!





DCDB-TC: Transfer Curves of all ADCs

- Operation speed: 400MHz
 → 80ns sampling rate
- Internal signal source, calibrated via SMU
- Each point is the mean of 100 samples
- Vertical dispersion: 53 ADUs



DCDB-TC Measurement Results (2/3)

DCDB-TC: Mean Noise of All ADCs





DCDB-TC Measurement Results (3/3)

DCDB-TC: Transfer Curves of all ADCs

DCDB-TC: Mean Noise of All ADCs



Here: 60kΩ TIA feedback resistor

 \rightarrow Smaller dynamic range but better noise performance.



Summary



Summary

- DCDB-TC measurements
 - Improvements in noise and linearity
 - DCDBv2 (next full size chip) benefits from this achievement.
- Dynamic Offset Compensation
 - Characterization algorithm exists
 - Measured reduction fits perfectly to the expectations
 - Noise performance is not influenced
- Latest DCDBv1 performance measurements @ lowest TIA amplification:
 - 100ns sampling rate
 - ~115nA mean noise
 - ~270nA non-linearity (peak-to-peak!)
 - ~22uA dynamic range

<u>No magic or fundamental fixes!</u> <u>The DCDBv1 has been working ever since!</u>



GO

Thank you!