



# Radiation Hardness of DEPFET Detectors

IMPRS Young Scientist Workshop 2011

Wildbad Kreuth, 25<sup>th</sup>-29<sup>th</sup> July 2011

Andreas Ritter






1. Motivation: DEPFETs for Belle 2
2. What is a DEPFET?
3. Ionizing radiation on MOS devices
4. Possible pixel layout → voltage cross sections
5. Threshold voltage shift dependance on gate voltage
6. Summary and Outlook




# It's not about this detector...





## ... but about this one (Belle 2)





# Motivation: DEPFETs for Belle 2




## DEPFETs for Belle 2

➤ DEPFETs have a good SNR → thin sensors achievable (75 μm, avoids multiple scattering)

➤ Charge collection (next slides...) possible in „OFF“-state → low power dissipation → cooling via end flanges and airflow

➤ Bulk damage:  $\sim 10^{11}$  neq/(cm<sup>2</sup> \* yr)

- ~~type inversion~~
- ~~charge loss (trapping)~~
- leakage current, shot noise → fast readout (20 μs frame time)








# Motivation: DEPFETs for Belle 2

## DEPFETs for Belle 2

- PXD (DEPFET matrix) suffers from ionizing radiation, estimated 1...2 Mrad/yr (10...20 kGy/yr)





# DEPFET WORKING PRINCIPLE



# What is a DEPFET?





What is a **DEPFET**?

-It's a **MOSFET**!




# Working principle of a DEPFET

1. DEPFET = Depleted Field Effect Transistor



# Working principle of a DEPFET


1. DEPFET = Depleted Field Effect Transistor
2. Consider a normal MOSFET...





# Working principle of a DEPFET


1. DEPFET = Depleted Field Effect Transistor
2. Consider a normal MOSFET...  
...now add some DEPFET specifics.





# Working principle of a DEPFET


1. DEPFET = Depleted Field Effect Transistor
2. Consider a normal MOSFET...  
...now add some DEPFET specifics.





# Working principle of a DEPFET


1. DEPFET = Depleted Field Effect Transistor
2. Consider a normal MOSFET...
3. Sideways depletion – Equipotential planes





# Working principle of a DEPFET

1. DEPFET = Depleted Field Effect Transistor
2. Consider a normal MOSFET...
3. Sideways depletion
4. Charge creation and collecting








# Working principle of a DEPFET


1. DEPFET = Depleted Field Effect Transistor
2. Consider a normal MOSFET...
3. Sideways depletion
4. Charge creation and collecting





# Working principle of a DEPFET


1. DEPFET = Depleted Field Effect Transistor
2. Consider a normal MOSFET...
3. Sideways depletion
4. Charge creation and collecting





# Working principle of a DEPFET


1. DEPFET = Depleted Field Effect Transistor
2. Consider a normal MOSFET...
3. Sideways depletion
4. Charge creation and collecting





# Working principle of a DEPFET


1. DEPFET = Depleted Field Effect Transistor
2. Consider a normal MOSFET...
3. Sideways depletion
4. Charge creation and collecting





# Working principle of a DEPFET


1. DEPFET = Depleted Field Effect Transistor
2. Consider a normal MOSFET...
3. Sideways depletion
4. Charge creation and collecting
5. Clear mechanism





# Working principle of a DEPFET

1. DEPFET = Depleted Field Effect Transistor
2. Consider a normal MOSFET...
3. Sideways depletion
4. Charge creation and collecting
5. Clear mechanism




Picture from side (90° rotated)



# Working principle of a DEPFET

1. DEPFET = Depleted Field Effect Transistor
2. Consider a normal MOSFET...
3. Sideways depletion
4. Charge creation and collecting
5. Clear mechanism
6. DEPFET structure







# IONIZING RADIATION AND $\text{SiO}_2$



## Two types of damage:

### 1. Trapped oxide charges

→ Changes MOSFET operating point

### 2. Interface traps


→ Creates 1/f noise

→ **not** covered in this talk

# Defects – Creation of Oxide Charge (I)



SiO<sub>2</sub> Crystal structure






# Defects – Creation of Oxide Charge (I)

SiO<sub>2</sub> Crystal structure

Interface between Si and  
SiO<sub>2</sub>: “Lattice” mismatch




# Defects – Creation of Oxide Charge (I)



SiO<sub>2</sub> Crystal structure

Interface between Si and  
SiO<sub>2</sub>: “*Lattice*” mismatch  
→ Bond from Si to Si






# Defects – Creation of Oxide Charge (I)

SiO<sub>2</sub> Crystal structure

Interface between Si and  
SiO<sub>2</sub>: “*Lattice*” mismatch  
→ Bond from Si to Si

Strained Bond can be  
broken by holes in the  
oxide (coming from  
ionizing radiation)







# Defects – Creation of Oxide Charge (I)

SiO<sub>2</sub> Crystal structure

Interface between Si and  
SiO<sub>2</sub>: “*Lattice*” mismatch  
→ Bond from Si to Si

Strained Bond can be  
broken by holes in the  
oxide (coming from  
ionizing radiation)

Positive charge remains...








# Impact of Oxide Charge on the DEPFET

Oxide charges are trapped holes in the oxide  
Change threshold voltage and may create  
parasitic channels






# PIXEL LAYOUT AND VOLTAGE DEPENDANCIES




# Motivation - Possible Pixel Layout






## Motivation (II)- Possible Pixel Layout







# Motivation (III)- Possible Pixel Layout and Potentials



# Motivation (IV)- Possible Pixel Layout and relevant cross sections




# Motivation (IV)- Possible Pixel Layout and relevant cross sections







# Change in threshold voltage shift due to certain Gate voltages



Only one Clear Gate volatge avialable


Switcher chips

DCD chips (analog)

DHP chips (digital)



# Change in threshold voltage shift due to certain Gate voltages




Only one Clear Gate voltage available  $\rightarrow$  flat region is favoured

Ma/Dressendorfer



# Layout of thin oxide devices




Characteristics of thin oxide structures:

- thin and thick  $\text{Si}_3\text{N}_4$
- $\text{SiO}_2$  thickness is the same for all
- Central device: Gate Controlled Diode
- 14 Transistor (=2x7), with diff. Gate length and width
- Doping profiles similar to Clear Gate



# Thick nitride and Gate voltages

Thicker nitride could be a solution to the problem at hand.




Radiation-Induced Trapped Charge in Metal-Nitride-Oxide-Semiconductor Structure; Takahashi et. al. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL 46, NO 6, DECEMBER 1999



# Thick nitride and Gate voltages


Thicker nitride could be a solution to the problem at hand.



Radiation-Induced Trapped Charge in Metal-Nitride-Oxide-Semiconductor Structure; Takahashi et. al. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL 46, NO 6, DECEMBER 1999




# Clear Gate Results, -5 V during Irradiation






# Clear Gate Results, 0 V during Irradiation






# Clear Gate Results, +2.5 V during Irradiation









# Clear Gate Results, +5 V during Irradiation



# Change in threshold voltage shift due to certain Gate voltages (thick nitride)



# Change in threshold voltage shift due to certain Gate voltages (thin nitride)





# Summary and Outlook

## Summary

- DEPFET is a MOSFET
- Ionizing radiation damages gate oxides → trapped positive charge
- Trapped oxide charge alters operating point
- Intra pixel variations → no good!

## Outlook

- Additional radiation campaigns with diff. nitride layer thickness will be conducted

Thank you

# Backup







# Influence of ionizing radiation


## Surface defects – Defects in silicon dioxide

1. Trapped oxide charge
  - a)  $e^-/h^+$  pairs created
  - b) Electrons have high mobility, swept out of the oxide, holes get trapped
    - i.  $E'$  center  $\rightarrow$  change in  $V_{\text{threshold}}$
  
2. Dangling bonds
  - a) Hydrogen is used to saturate open bindings (dangling bonds) during production
  - b) Ionizing radiation frees protons
  - c) Protons travel to defects (near Si-SiO<sub>2</sub> interface)
  - d) Creation of H<sub>2</sub> and dangling bonds
    - i. Increase in noise(1/f), and subthreshold swing S. Decrease in transconductance  $g_m$






## At the Interface between Si and SiO<sub>2</sub>...




Lattice constants of Si and SiO<sub>2</sub> do not match  
open bindings  
highly electrically active






At the Interface between Si and SiO<sub>2</sub>....




Use Hydrogen  
(Forming Gas) to get rid  
of Interface Traps  
Passivation








# At the Interface between Si and SiO<sub>2</sub>...



Ionizing radiation  
creates/frees protons  
somewhere in the device.  
Via diffusion and drift  
Hydrogen nuclei get to the  
interface.




# At the Interface between Si and SiO<sub>2</sub>...

The most common interface trap is called Pb.

Interface trap is amphoteric = act as Donor or as Acceptor.


In lower Half Band Gap mostly acceptor type, in the upper half donor-type.



Hot-electron induced passivation of silicon dangling bonds at the Si(111)/SiO<sub>2</sub> interface  
E. Cartier and J. H. Stathis from Appl. Phys. Lett., Vol. 69, No. 1, 1 July 1996



# Noise after Irradiation



4.6 e<sup>-</sup> ENC after 8 Mrad ( $^{55}\text{Fe}$ ), PXD5


SNR=27 @  $^{109}\text{Cd}$  (22keV)

(b)  $\text{Fe}^{55}$  spectra after 8MRad

S. Rummel




# Ionizing radiation in gate region



- Gate region exhibits a more homogeneous voltage region than the clear gate (very thick oxide in between)
  - common shift adjustable
- Problem: inhomogeneous irradiation along  $z$  in the detector
  - Solution: segmentation of module
- Irradiations with diff. Nitride thicknesses show good results for thinnest layer.



# Trapping in insulator layer



$+V_G$

1. Holes in oxide to Si-SiO<sub>2</sub> interface
2. Holes in Si<sub>3</sub>N<sub>4</sub> and electrons from SiO<sub>2</sub> to N-O interface
3. Recombination rate in Si<sub>3</sub>N<sub>4</sub> lower than in SiO<sub>2</sub> (+trap density precursors)  
→ more e<sup>-</sup> trapped at N-O
4. Build-up of e<sup>-</sup> reduces field in oxide → saturation

$-V_G$

Field always present


Thick Si<sub>3</sub>N<sub>4</sub>

→ Reduces field in ox (capacitance voltage divider) → saturation

Radiation-Induced Trapped Charge in  
Metal-Nitride-Oxide-Semiconductor Structure;  
Takahashi et. al.  
**IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL  
46, NO 6, DECEMBER 1999**



# Threshold voltage shifts due to Gate voltages





# Threshold voltage shifts due to Gate voltages

