



SiPMs with bulk integrated resistors – Future perspectives –

•Concept of SiPMs with Bulk Integrated Quench Resistors – SiPMI concept

•First results from the prototype production

•Future perspectives

J. Ninkovic¹, L. Andricek¹, C. Jendrysik¹, G. Liemann¹, G. Lutz², H. G. Moser¹, R. H. Richter¹

¹Max Planck Institute for Physics, Semiconductor Laboratory, Munich, Germany ²PN Sensor GmbH, Munich, Germany

Polysilicon Quench Resistors







Complex production step

Critical resistance range

influenced by: grain size, dopant segregation in grain boundaries, carrier trapping, barrier height

Rather unreliable process step and an absorber for light



M. Mohammad et al. 'Dopant segragation in polycrystalline silicon', J. Appl. Physics, Nov.,1980







Simulations

Not a simple resistor problem

- bulk resistivity
- sensor thickness
- pitch size
- gap size

Influence

- carrier diffusion from top and bottom layer into the resistor bulk
- sideward depletion

→Extended device simulations performed and showed promising results for both small (25µm) and big (100µm) cells. cylindrical approximation of hexagons

for quasi 3d simulation



Ninkovic et al., NIM A, 610, Issue 1

halbleiterlabor





Advantages:

- no need of polysilicon
- free entrance window for light, no metal necessary within the array
- coarse lithographic level
- simple technology
- inherent diffusion barrier against minorities in the bulk -> less optical cross talk

Drawbacks:

- required depth for vertical resistors does not match wafer thickness
- wafer bonding is necessary for big pixel sizes
- significant changes of cell size requires change of the material
- vertical 'resistor' is a JFET -> parabolic IV -> longer recovery times





- Critical parameter
- Bulk doping variation of the top wafers measured on 10 diodes*/wafer (CV) (*test diodes without high energy implantation)





Standard deviation 1—2% of the mean value over the wafer





mpi halbleiterlabor

Fill factor & Cross Talk & Photon Detection Efficiency⁺ ⁺_{mpi}

Produced SiMPI devices have the world record in the fill factors!

Pitch / Gap	Fill factor	Cross talk meas. (∆V=2V)	PDE calc. (∆V=2V)	PDE calc. (∆V=5V)
130µm / 10µm	85.2%	29%	39%	61%
130µm / 11µm	83.8%	27%	38%	60%
130µm / 12µm	82.4%	25%	37%	59%
130µm / 20µm	71.6%	15%	32%	52%

PDE estimate:

•Optical entrance window: 90% @400nm

•Geiger efficiency : 50% @ 2V overbias

80% @5V overbias

halbleiterlabor



Quenching ability



In an ideal device the dark current through a diode is given by:

$I = DC \cdot G \cdot e$

with *DC* dark count rate, *G* internal gain and elementary charge *e*. Contribution of optical crosstalk (OCT) has to be taken into account

Dark counts and gain \rightarrow a theoretical current

Static IV \rightarrow measured Dark current

The current ratio as a function of overbias at different temperatures was studied.





Light 2011, Ringberg Castle, Germany



+ + mpi halbleiterlabor

Due to the non optimal process sequence of the high field processing ~10MHz @300K for 4V overbias



Normal operation up to 4.5V overbias @227K

Resistor behavior

+ + + mpi + halbleiterlabor

Resistor value designed for the room temperature operation







Excellent time stamping due to the fast avalanche process (<1ns)

MIP gives about 80pairs/ $\mu m \rightarrow$ huge signal in SiPM \rightarrow allows operation at small ΔV







Dark rate: 1 MHz/mm² = 1 hit/ μ m²/s = O(Belle II)

With 20 µm pitch and 12 ns time stamp: occupancy: 2.5 x10⁻⁶

Power (analogue): ~ 5 µW/cm² Dominated by dark rate

Possible problems:

- •Radiation hardness (dark rate increases due to bulk damage)
- •Cross talk low with low overbias
- •Efficiency (fill factor)
- Digital power







Topologically flat surface High fill factor Adjustable resistor value Pitch limited by the bump bonding





+ + + mpi + halbleiterlabor



+ + + mpi + halbleiterlabor



+ + + + mpi halbleiterlabor



+ + + + mpi + halbleiterlabor



+ + + + mpi + halbleiterlabor









Silicon photomultiplier array with individual quench resistors, integrated into the silicon bulk - SiMPI detector

- Required flexibility for quench resistor adjustment comes with wafer bonding technique (for small pixels an epitaxial layer is also suitable)
- No polysilicon resistors, contacts and metal necessary at the entrance window
- Geometrical fill factor is given by the need of cross talk suppression only
- Very simple process, relaxed lithography requirements

Prototype production finished – quenching works, first measurements very promising, functional devices with very high fill factor and low cross talk

Next generation SiMPI devices with electronics interconnected

- on front side can be used for trackers at future colliders
- on back side \rightarrow high sensitivity, high fill factor digital SiPM



Thank you for your attention!