

DEPFET Active Pixel Sensors for the ILC

Laci Andricek

*for the DEPFET Collaboration
(www.depfet.org)*




UNIVERSITÄT
MANNHEIM

RWTH AACHEN
UNIVERSITY


universität**bonn**
RHEINISCH-FRIEDRICH-WILHELMS-UNIVERSITÄT

● The DEPFET ILC VTX Project


✓ steering chips Switcher




✓ thinning technology





✓ Simulation




✓ sensor development




✓ radiation tolerance



✓ r/o chips




✓ beam test





● The DEPFET ILC VTX Project


✓ thinning technology




✓ sensor development




✓ r/o chips



✓ beam test



● ILC Prototype System



Gate
Switcher

DEPFET Matrix
64x128 pixels, 33 x 23.75 μm^2

Clear
Switcher


Current Readout
CUROI

- 2 analog MUX outputs with
- 64 channels each
- Can switch up to 25 V
- 0.8 μm AMS HV technology

- current based 128 channel readout chip
- 50 MHz band width in the f/e
- On-chip pedestal subtraction by switched current technique (CDS)
- Real time hit finding and zero suppression
- 0.25 μm CMOS technology (radhard design)

new SWITCHER 3 available now:

- 0.35 μm technology
- rad. hard technology
- 128 channels with up to 10V swing
- bump bond pads



● Test Beam(s)



:- 5 test beam periods have been done in the past

3 x @ DESY (1-6 GeV e^-) – spatial resolution limited by multiple scattering to $\sim 6\mu\text{m}$ for us.

2 x @ CERN (120 GeV π) – August and October 2006. Analysis still not finished...

:- Reference system

a. the 4 layer Silicon strip telescope (Bonn), double sided strip detectors, 50 μm pitch

b. high precision telescope, 4 reference planes of DEPFETs at CERN test beam

:- Sensors are

450 μm thick (mip = 36ke)

min. pixel size = **33x23.75 μm^2**

various DEPFET variations have been studied

:- Speed:


Clearing in 20ns

Sample-clear-sample in CURO: ~ 240 ns (This would give a 4 MHz row rate)


Non-zero suppressed readout (mostly) ~ 800 $\mu\text{s}/\text{frame}$ (128 rows) $\rightarrow \sim 6$ $\mu\text{s}/\text{row}$

● Test Beam at DESY, Jan. '06


Signal all pixels all events



Number of pixel 3x3



Signals 3x3





(Jaap Velthuis)

- Noise is determined from pedestal variations
- Seed pixel has signal $>5\sigma$ in central area
- Add neighbors if signal $\geq 2\sigma$
- charge mostly confined in 3x3 cluster

- $S/N \approx 110..120$ (for 450 μm sensor!)
- Noise about 300 e^- ENC
most of the noise is attributed to the CURO II chip (internal cross talk, noisy f/e, noisy current storage cells..)

● Test Beam Setup (at CERN)


The high precision DEPFET telescope
→ $<1 \mu\text{m}$ track resolution in the DUT plane



5 (!) DEPFET planes, $\Delta x=25\text{mm}$


Efficiency & Position resolution

Efficiency vs seed cut




$$\text{Purity} = \frac{\text{Number of clusters with tracks}}{\text{Total number of clusters}}$$

Purity vs seed cut



$$\text{Efficiency} = \frac{\text{Number of tracks with cluster}}{\text{Total number of tracks}}$$



(Jaap Velthuis)

For 5 σ seed cut




- Efficiency \approx 99.96%
- Purity \approx 99.6 %

First results from CERN test beam now available:

120 GeV π , 33x23.75 μm^2 pixels

single point resolution \approx 1.7 μm



DEPFET noise at high BW



(Stefan Rummel)

Internal amplification g_q

$$g_q = \frac{dI_D}{dQ} = -\frac{\mu_p}{L^2} (V_{GS} - V_{th}) \quad (\text{neglecting short channel effects})$$




As long as noise is dominated by r/o chip \rightarrow S/N linear with g_q


PXD4 has $L = 6 \mu m$, some matrices in PXD5 have now $L = 4 \mu m \rightarrow$ expect factor 2 better S/N

● A new r/o chip - DCD1

DCD: **D**rain **C**urrent **D**igitizer



Test chip: 6X12 channels (pixels)



submitted (UMC 0.18), April 2007



what is new?

- : improved input cascode (regulated) and current memory cells
- : designed for 40 pF load at the input (1st layer ILC VTX)
- : f/e noise: 34nA@40pF, 17nA@10pF, add 37nA for memory cells → **50nA@40pF**
→ at 40pF with $g_q = 500\text{pA/e}$ → **100 e- ENC in total**
- : 2 current based ADCs per pixel, 6 bit
- : layout for bump bonding


(Ivan Peric/Peter Fischer)

● New DEPFET Generation 'PXD5'

- Mostly use 'baseline' linear DEPFET geometry
- Build **larger matrices**
 - Long matrices (full ILC drain length)
 - Wide matrices (full Load for Switcher Gate / Clear chips)
- Try new DEPFET variants:
 - reduce **clear voltages** (modified implantations, modified geometry)
 - Very **small** pixels ($20\mu\text{m} \times 20\mu\text{m}$)
 - Increase internal **amplification** (g_q)
- Add some bump bonding test structures



● Thinning Technology



New: **150mm** Ø wafers!

New: Wafer bonding and thinning in **industry**


New: Compatibility with the main production line tested

Still in R&D phase:

1: processing test structures on SOI wafers



2: mechanical samples

● PiN Diodes on thin Silicon







Thin diodes have excellent leakage currents.



Processing of the SOI wafers and removal of handle wafer does not degrade devices!



- Thinning : mechanical samples




● Thinning : mechanical samples



full size 1st layer module:


100x13 mm² sensitive area, 50 μm thin, 400 μm frame, no support bars

→ 20 μm deflection due to gravity



Bill Cooper, FNAL

● ~~Roadmap~~ Subway map towards a thin demonstrator



● Summary



- ✓ Matrices operated 'routinely' in test beams at DESY and CERN including a 5 layer **DEPFET telescope with sub-micron precision.**
- ✓ **New sensor production** with larger devices and improved DEPFET pixel cells **almost finished.**
- ✓ **Reducing the channel length** of the DEPFET translates directly into a **higher S/N** in the experiment! **Dry etching** would make it possible to exploit the potential of the DEPFET and is therefore **highly desirable!**
- ✓ **Thinning** technology at the door step to migrate to the production line. Excellent results using a commercial supplier for the engineered SOI wafers.

We are on schedule for the construction of a full size thin demonstrator by 2010!