

Gate-controlled shutter mechanism for DEPFETs

for Belle II to circumvent the 'dirty bunch problem'

First considerations First experimental results (PXD5)

Felix Müller, Christian Koffmane, Hans-Günther Moser, Jelena Ninkovic, Rainer Richter, Ladislav Andricek, and Andreas Wassatsch — Max-Planck-Institut für Physik, München

DPG-Frühjahrstagung, Göttingen



DEPFET and auxiliary ASICs





- DEPFET = <u>depleted p</u>-channel <u>field effect transistor</u>
- Fully depleted sensitive volume
- Charge collection in the "off" state, read out on demand
- Modulation of the FET current by the charge in the internal gate
- Clear contact to empty the internal gate
 Low power dissipation
 - Low power dissipation DEPFETs ~ 1 W Switcher ~ 1 W
 - DCD/DHP ~ 8 W on each ladder end





Within the sensor - what is needed?



Ideal situation:

Electron-hole pairs are generated when the 'noisy' bunches hit the detector

These electrons should not drift to the internal gate, but should be diverted to the clear contact by applying the clear potential

Consequently, no additional charge is stored in the internal gate Meanwhile, the previous stored charge (the real signal) should remain in the internal gate

Real situation:

Three aspects (detector related) have to be considered:

- 1) To which degree can we protect charge in the internal gate from being cleared?
- 2) How much of the chunk charge will arrive in the internal gate?
- 3) Which dump voltage do we need at the clear? (power consumption)



Some Numbers

Pixel in off state: Vgate = 5V

	Internal Gate protection during dump phase Number of electrons in the internal Gate if 10000 electrons are generated:			Signal Charge Protection 10000 electrons stored
Vclear	Beneath internal gate	Globally	Beneath clear	Number of signal electrons removed from the int. Gate
13V	4080	1300	120	3
16V	625	130	0	17
19V	450	90	0	64

Numbers from simultion done by Rainer Richter



Signal of one pixel





Read-out mechanism



 \Rightarrow Receive the signal



Experimental Setup





Read-out signal of one column

standard readout sequence





Test-sequence



- 4a) No charge is created during the blind sequence (i.e. laser off)
- 4b) Additional charge is generated in the blind sequence (i.e. laser on)



Read-out mechanism for the test-sequence





Comparision between 1st & 2nd measurement



Comparision between 1st & 2nd measurement





Electrons accumulated in the internal gate after one laser shot



Comparision between 1st & 2nd measurement







- Take **PXD6** matrices
- Scan of clear voltages
- Other radiation sources (Fe55) for laser calibration
- Laser matrix scans (xy-position)
- Apply ,common mode correction' & consider pedestal currents
- Test in electron-beam (DESY, March 12)



Thank you!

Backup slide

PRELIMINARY

