### **ATLAS Upgrade Plans and 3D Activities in UK**

Phil Allport University of Liverpool

Vertical Integration Technologies for HEP and Imaging Sensors Workshop Ringberg Castle, Lake Tegernsee 7<sup>th</sup> April 2008

 Proposed Tracker Layout and Simulations (Radiation and Occupancy)

- Sensor and FE Electronics R&D
- Microstrip Module and Engineering Concepts
- Material Issues and 3D Integration
- **Conclusions**

### **ATLAS Upgrade Plans and 3D Activities in UK**

Phil Allport University of Liverpool

Vertical Integration Technologies for HEP and Imaging Sensors Workshop Ringberg Castle, Lake Tegernsee 7<sup>th</sup> April 2008

 Proposed Tracker Layout and Simulations (Radiation and Occupancy)

Material Issues and 3D Integration

Conclusions

# The European strategy for particle physics

http://council-strategygroup.web.cern.ch/council-strategygroup/

"The LHC will be the energy frontier machine for the foreseeable future, maintaining European leadership in the field; the highest priority is to fully exploit the physics potential of the LHC, resources for completion of the initial programme have to be secured such that machine and experiments can operate optimally at their design performance. A subsequent major luminosity upgrade (SLHC), motivated by physics results and operation experience, will be enabled by focussed R&D; to this end, R&D for machine and detectors has to be vigorously pursued now and centrally organized towards a luminosity upgrade by around 2015."

### Why Discuss Upgrading the LHC Already?

#### Because we have to start the R&D now

#### **Trigger Electronics:**

- Most front-end electronics can probably stay but need faster clock speed and deeper pipelines
- Extensions to trigger capability required
- Need to maintain L1 output rate (more data per event)
  - Must upgrade detector backend electronics
    - increase bandwidth to deal with more data per event
  - Modify trigger algorithms to deal with high occupancy (and increase thresholds)

#### L-Ar:

Performance degradation due to high rates in forward direction FCAL will probably need some detector upgrade

#### TileCal:

- Slow degradation due to radiation of scintillators
- New electronics probably required

#### Muon systems:

- Degradation in performance due to high rates, in particular in the forward regions:
  - Will need additional shielding for forward region
  - May need beryllium beampipe
  - Aging/radiation damage needs confirmation for SLHC operation
- Higher rate technologies may be needed to replace some forward chambers
  Inner Detector tracking systems:
  - The entire Inner Detector will have to be rebuilt

### **ATLAS Inner Detector Replacement**

To keep ATLAS running more than 10 years the inner tracker will have to go ... (Current tracker designed to survive up to 730 fb<sup>-1</sup> ≈ 10Mrad in strip detectors) For the luminosity-upgrade the new tracker will have to cope with:

much higher dose rates

•

much higher occupancy levels

**To complete a new tracker for 2016, major R&D programme already needed. Timescales:** 

- R&D leading into a full tracker Technical Design Report (TDR) in 2010
- Construction phase to start immediately TDR completed and approved.

The intermediate radius barrels are expected to consist of modules arranged in rows with common cooling, power, clocking and cooling. The TDR will require prototype super-modules/staves (complete module rows as an integrated structure) to be assembled and fully evaluated All components will need to demonstrate unprecedented radiation hardness

#### **Current Inner Tracker Layout**



5 cm < r < 15 cm

30 cm < r < 51 cm

55 cm < r < 105 cm

#### Pixels (50 $\mu$ m × 400 $\mu$ m): 3 barrels, 2×3 disks

- Pattern recognition in high occupancy region
- Impact parameter resolution (in 3d)
- Radiation hard technology: n<sup>+</sup>-in-n Silicon technology, operated at -6°C

#### Strips (80 $\mu$ m × 12 cm) (small stereo angle): "SCT" 4 barrels, 2×9 disks

- pattern recognition
- momentum resolution
- p-strips in n-type silicon, operated at -7°C

#### TRT 4mm diameter straw drift tubes: barrel + wheels

- Additional pattern recognition by having many hits (~36)
- Standalone electron id. from transition radiation



### **Current Inner Tracker Material**



# **Proposed Upgrade Layout**



### **New SLHC Layout Implications: Radiation Dose**

- With safety factor of two, need pixel b-layer to survive up to 10<sup>16</sup>n<sub>eq</sub>/cm<sup>2</sup>
- Inner microstrip layers to withstand<sup>™</sup> 9×10<sup>14</sup>n<sub>eq</sub>/cm<sup>2</sup> (50% neutrons)
- Outer layers up to 4×10<sup>14</sup>n<sub>eq</sub>/cm<sup>2</sup> (and mostly neutrons)
- → Issues of thermal management and shot noise. Silicon looks to need to be at ~ -25°C (depending on details of module design).
  - High levels of activation will require careful consideration for access and maintenance.

Issues of coolant temperature, module design, sensor geometry, radiation length, etc etc all heavily interdependent. 1 MeV neutron equivalent fluence



Quarter slice through ATLAS inner tracker Region, with 5cm moderator lining calorimeters. Fluences obtained using FLUKA2006, assuming an integrated luminosity of 3000fb<sup>-1</sup>.

I. Dawson (Sheffield)

### **New SLHC Layout Implications: Occupancy**

Strawman 4+3+2





### **ATLAS Upgrade Plans and 3D Activities in UK**

Phil Allport University of Liverpool

Vertical Integration Technologies for HEP and Imaging Sensors Workshop Ringberg Castle, Lake Tegernsee 7<sup>th</sup> April 2008

Sensor and FE Electronics R&D

Material Issues and 3D Integration

Conclusions

# B-layer: Replacement → Upgrade

- ATLAS considers to have a B-layer replacement after ~3 year of integrated full LHC luminosity (2012) and replace completely the Inner Tracker with a fully silicon version for SLHC (2016).
- The <u>B-layer replacement</u> can be seen as an intermediate step towards the full upgrade. Performance improvements for the detector (here some issues more related to FE chip):
  - **Reduce radius**  $\rightarrow$  Improve radiation hardness ( $\rightarrow$  3D sensors, or possibly, thin planar detectors, diamond, gas, ...?)
  - Reduce pixel cell size and architecture related dead time (→ deign FE for higher luminosity, use 0.13 µm 8 metal CMOS)
  - Reduce material budget of the b-layer (~3%  $X_0 \rightarrow 2.0-2.5\% X_0$ )
  - increase the module live fraction (→ increase chip size, > 12×14 mm<sup>2</sup>) possibly use "active edge" technology for sensor.
  - Use faster R/O links, move MCC at the end of stave
- The <u>B-layer for the upgrade</u> will need radiation hardness (10<sup>15</sup> → 10<sup>16</sup> n<sub>eq</sub>/cm<sup>2</sup>) and cope with detector occupancies up to (× 15)



## **New Pixel FE-ASIC Design**

<sup>\*\*\*</sup>Design of a new Front-End chip (FE-I4) is going on as a Collaborative Work of 5 Laboratories: Bonn, CPPM, Genova, LBNL, Nikhef

- - 9/2007: Architecture definition
  - 10/2007: Footprint frozen
  - 01/2008: Initial Design review
  - 12/2008: Final Design review
- Some prototype silicon made of small blocks and analog part of the pixel cell in 0.13 μm.



Main Parameter	Value	Unit
Pixel size	50 x 250	$\mu m^2$
Input	DC-coupled negative	
	polarity	
Normal pixel input	300Ö500	fF
capacitance range		
In-time threshold	4000	e
with 20ns gate		
Two-hit time	400	ns
resolution		
DC leakage current	100	nA
tolerance		
Single channel ENC (	300	e
sigma (400fF)		
Tuned threshold	100	e
dispersion		
Analog supply	10	μA
current/pixel		
@400fF		
Radiation tolerance	200	MRad
Acquisition mo de	Data driven with time	
	stamp	
Time stamp	8	bits
precision		
Single chip data	160	Mb/s
output rate		

#### FE-I4 (B-layer Replacement) Specifications: main parameters

Innermost Detectors at Current LHC LHC vertex detectors all use n<sup>+</sup> implants in n<sup>-</sup> bulk: Because of advantages after heavy irradiation from collecting electrons on n<sup>+</sup> implants, the detectors at the LHC (ATLAS and CMS Pixels and LHCb Vertex Locator) have all adopted the n<sup>+</sup> in n<sup>-</sup> configuration for doses of 5 – 10 × 10<sup>14</sup> n<sub>eq</sub> cm<sup>-2</sup>

**LHCb** 

**Vertex Locator** 

Z(mm)=0-990

**Requires 2-sided lithography** 



# **Motivations for P-type**

Starting with a p<sup>-</sup>-type substrate offers the advantages of single-sided processing while keeping n<sup>+</sup>-side read-out:

- Processing Costs (~50% cheaper).
- Greater potential choice of suppliers.
- High fields always on the same side.
- Easy of handling during testing.
- No delicate back-side implanted structures to be considered in module design or mechanical assembly.

So far, capacitively coupled, polysilicon biased p-type devices fabricated to ATLAS provided mask designs by:

- Micron Semiconductor (UK) Ltd (existing ATLAS barrel: 6cm×6cm and RD50 miniatures: 1cm ×1cm),
- CNM Barcelona (RD50 miniatures: 1cm×1cm),
- ITC Trento (RD50 miniatures: 1cm×1cm)
- Hamamatsu Photonics HPK (1cm×1cm and 10cm×10cm Full ATLAS prototypes)



# **Microstrip Sensor Irradiation**



Tony Affolder, Gianluigi Casse

# **HPK Sensor Mask Layout**

•Strip segments

- 4 rows of 2.38 cm strips (each row 1280 channels)
- Dimension
  - Full square

Wafer

- 150 mm p-type FZ(100)
- 138 mm dia. usable
- 320 µm thick

Axial strips

- 74.5 μm pitch
- Stereo strips
  - 40 mrad
  - 71.5 µm pitch

Bond pads location

- accommodating 24-40 mm distances
- n-strip isolation
  - P-stop
  - Spray on miniatures



# Microstrip Front-end ASIC (ABCn) Design Status

Front-End	Opt. short strip done Layout started	33mA/chip ✓ 750enc (2.5cm strips) Final S/N > 10 ✓
Back-End	Main change in DCL block to handle 160MHz	92mA/chip at 2.5V estimated
Powering	Integrated shunt regulators possible	Current limits to impose uniformity
Floor Plan	First Checks now	7.5mm by 6±1mm
P&R	Examples with pipeline and derandomizer OK	
Submission	Spring 2008	Deliver Summer 2008

### **ATLAS Upgrade Plans and 3D Activities in UK**

Phil Allport University of Liverpool

Vertical Integration Technologies for HEP and Imaging Sensors Workshop Ringberg Castle, Lake Tegernsee 7<sup>th</sup> April 2008

Microstrip Module and Engineering Concepts

Material Issues and 3D Integration

Conclusions

# **Current SCT ATLAS Module Designs**

#### **ATLAS Tracker Based on Barrel and Disc Supports**



Effectively two styles of modules (with 2×6cm long strips)





Barrel Modules (Hybrid bridge above sensors) Forward Modules (Hybrid at module end)

# **Super-LHC Double Sided Module**



Sets of 10 FE Chips in 4 rows

**Module Controller Chip** 

Back

2 single-sided 10cm square detectors mounted back-to-back around a high thermal conductivity base board Each detector has 4 rows of 1280 2.4cm long striplets

The Multi-layer kapton circuit in green is the "hybrid" which busses signals to/from/between the microchips and provide the electrical services to the front end electronics Wire bonds connect the electronics to the hybrid and provide the high density connections down from the front-end to the 4 pad rows on the detectors

### **KEK Double-sided Module Details**

- Chip size 0.3mm x 7.5mm x 7.2mm
- Width of Hybrid 25mm

Y. Unno (KEK)



### KEK FEA Thermal Analysis 3D model with wire-bonds





# Geneva/Liverpool FEA Thermal Analysis (Includes coolant to tube wall heat transfer effects)



# Individual Module - Direct Mounting



3rd "point" is defined by the pipe

- Cooling block is set with 2 fixation points on the pigtail side
  - 1 bracket is holding 2 neighboring modules
- The bottom left pipe is embedded in the brackets and must be assembled before the module.

2 fixed mounting points

Y. Unno

### **Integrated End-Inserted Bracket Support Structure**





Proposal by Gerard Barbierand Didier Ferrere (Geneva)

Common cylinder for the two innermost short strip layers Common cylinder for 1 short strip and 1 long strip layer Outermost long strip layer mounted inside ext cylinder Outside surface for thermal enclosure? Space to develop a three point mounting? Cylinder machining only on the outside.

# **US Stave Module Concept**

The "stave" concept has hybrids glued to sensors glued to cold support

- A first prototype version based on the CDF run-IIb concept but using Stave-06
  Stave-06
  60 cm ATLAS ASICs already exists

  - The first prototype staves are expected by Autumn this yearStave core fabrication, BeO hybrid design, cooling concepts and<br/>automated assembly nearing completion.C. Haber (LBL)
  - 10 chip wide version under development



6 chips wide

2.5 % Xo

1 meter, Double sided.

2.5 cm strip, 40 segments/side

400-450 Watts ?

#### Max: 1.310e-002 **Stave R&D** Min: 2.051a-007 4/17/2007 12:42 PM MAX. DEFORMATION 0.013 mm 0.131 0.116 0.102 0.087 0.073 0.058 0.044 0.029 0.015

C. Haber

Partinger

FIG. 18

WEIGHT 1.07 / 0.468=2.29

TIMES SMALLE THAN SOLID

MAX DEFORMATION 0.039 mm

2.85e-006



-17.5 C Chip/Silicon -23.5 C

-12.6 C Chip/Silicon -13.6 C

-16.7 C Chip/Silicon -17.4 C

///

# **Forward Module Concepts**

- As for current ATLAS SCT, Forward Modules likely to require several different wedge shaped sensors
- 5 discs on each side with outer radius 95cm and inner radii from 30cm

Can consider super-modules/staves or individual modules as now



C. Lacasta (Valencia)





### **ATLAS Upgrade Plans and 3D Activities in UK**

Phil Allport University of Liverpool

Vertical Integration Technologies for HEP and Imaging Sensors Workshop Ringberg Castle, Lake Tegernsee 7<sup>th</sup> April 2008

Material Issues and 3D Integration

### **Microstrip Tracker Module Material**

Surface mount components

Total

New ATLAS SLHC-Tracker Module (subject to design - indicative numbers) 80 ASIC's, thickness matters (300µm assumed)



#### Old ATLAS Barrel Module 12 ASIC's of 300µm thickness



Module Short Strip (Low Radius)	Rad len (%)	Mass (gm)
Silicon sensors w/thermal adhesive	0.69	14.35
Baseboard w/AIN facings	0.30	10.40
ASIC's w/conductive adhesive and w-bonds	0.19	4.08
Hybrid w/passive compo's	(0.77)	25.26
Hybrid-facing thermal adhesive	0.00	0.11
Total	1.95	54
		245
Module Long Strip (High Radius)	Rad len (%)	Mass (gm)
Silicon sensors w/thermal adhesive	0.69	14.35
Baseboard w/AlN facings	0.20	6.71
ASIC's w/conductive adhesive and w-bonds	0.05	1.02
Hybrid w/passive compo's	0.31	10.10
Hybrid-facing thermal adhesive	0.00	0.05
Total	1.24	32

Table 1			
Radiation lengths and weights estimated for the SCT barrel module			
Component	Radiation length [%Xo]	Weight [gr]	Fraction [%]
Silicon sensors and adhesives	0.612	10.9	44
Baseboard and BeO facings	0.194	6.7	27
ASIC's and adhesives	0.063	1.0	4
Cu/Polyimide/CC hybrid	0.221	4.7	19

0.076

1.17

1.6

24.9

6

100

### **Overall Impact of Hybrid Material**





- RD program to explore use of thin film processing on silicon
- Goal is to use thin film technology to reduce the hybrid area and material
  - For short strips (25mm), the hybrid is 35-50% of the material
    - Seplacing conventional Kapton + heat spreaders by thin film
      - ✓ Potentially reduces the hybrid surface area by factor 2
      - ✓ Potentially reduces the hybrid material by factor of 2-4
- Technical program
  - ☆i: Produce Silicon hybrid or MCMD (Interposer) reduce area by x2
  - ☆ii: Direct post processing on silicon sensor reduce area & thickness
  - ♥ iii: Connectors for Kapton
  - ⇔iv: Replace wire-bonding with flip-chip (2<sup>nd</sup> phase)

Upgrade

PO

#### **Implementation: Prototype Mask Design**



**Example – translation of US 4chip hybrid** 



#### LAYER 4 - POWER/TRACE 1 LAYER (FC2)

M. Tyndel,

3D Integration p34

Apr 1<sup>st</sup>, RAL

### (i) Silicon Hybrid (Interposer)



- Geometry & layer thickness of thin-film MCMs require changes in design.
- Issues are:
  - Transmission line impedance (impedances are lower in thin-film; pixel group achieved 50  $\Omega$ s rather than the usual ~70  $\Omega$ s with low cross talk)
  - Capacitances. Large capacitances because of thin dielectric help with decoupling
  - Area and thickness of power and ground planes
  - High voltage routing and decoupling for detector bias



#### Status – Will follow after ABCn Hybrid & technology development (2009)

M. Tyndel,

3D Integration p35

Apr 1<sup>st</sup>, RAL

#### (ii) Direct Processing on Silicon Sensor





#### Status – Will start May 2008 with Acreo AB (Sweden)

M. Tyndel,

3D Integration p36





M. Tyndel,

**3D Integration** p37

Apr 1<sup>st</sup>, RAL

#### First Phase – Test Circuits Using Micron RD50 Wavers



- Test principle with 1BCB layer and 1 patterned Cu layer:
  - Yield

 $\Box + +$ 

- Defects
- Connectivity (Cu to Al)
- Fine pitch Lithography ( 50µm)
- Capacitance
- Mechanical stresses & deformation







3D Integration p38



#### (iii) Connectors for Flex Circuits to Silicon





#### Status – Will start April 2008 in-house at RAL

M. Tyndel,

3D Integration p39

Apr 1<sup>st</sup>, RAL

#### (iv) The Long-term Vision – :Larger ASICS & Flip-chip





**3D** Integration

p40

M. Tyndel,

Apr 1<sup>st</sup>, RAL

### **ATLAS Upgrade Plans and 3D Activities in UK**

Phil Allport University of Liverpool

Vertical Integration Technologies for HEP and Imaging Sensors Workshop Ringberg Castle, Lake Tegernsee 7<sup>th</sup> April 2008

Material Issues and 3D Integration

**Conclusions** 

# Conclusions

- Activities in many areas getting underway but emphasis remains on completion and commissioning of current ATLAS Detector
- Management structure includes Upgrade Steering Group, Upgrade Project Office and 8 working groups in the area of the tracker replacement alone
- Major recent tracker workshops include: Genoa (18/7/05 20/8/05), Liverpool (6/12/07 - 8/12/07) and Valencia (10/12/07 - 12/12/07)
- Some impressive progress, but still plenty to do and not so much time to do it ...

ATLAS Inner Detector Technical Design Report now 10 years old http://atlas.web.cern.ch/Atlas/GROUPS/INNER\_DETECTOR/TDR/tdr.html

- Material reduction key to achieving desired tracker performance
- For more presentations from past internal meetings see ATLAS indico pages http://indico.cern.ch/categoryDisplay.py?categId=350





#### pCVD Diamond



Institute Document No

#### Diamond Pixel Modules for the High Luminosity

ATLAS Inner Detector Upgrade

Modified:

Created: 11/05/2007

Page: 1 of 12

Rev. No.: 1.0





- large band gap and strong atomic bonds promise fantastic radiation hardness
- low leakage current and low capacitance both give low noise
- 3 (1.5) times better mobility and 2x better saturation velocity give fast signal collection
- Ionization energy is high: MIP  $\approx$  2x less signal for same X\_0 of SI
  - –Diamond: ~13.9ke<sup>-</sup> in 361  $\mu$ m (140 enc; bare threshold ~1500e)
  - –SI: ~22.5 ke  $^{-}$  in 282  $\mu m$
- Grain-boundaries, dislocations, and defects can influence carrier lifetime, mobility, charge collection distance and position resolution
- Available Size ~2 x 6 cm<sup>2</sup> (12cm diameter wafer; ~2mm thick)



#### **Some Compilation Plots**

Planar n-in-n or n-in-p: 3D- sensors: Diamond: My (PPA) comments

Conservative solution but high operating voltages unless thin(?) Highest signal (Efficiency in columns? Commercial fabrication?) Lower currents, low noise (Cost? Uniformity?)

Comparisons of minimum ionising particle (m.i.p.) CCE(V) and S/N after 10<sup>16</sup>n<sub>eq</sub>/cm<sup>2</sup> needed



# **Thermal Simulation Parameters**

Parameter	Value
Coolant Temperature	-30 °C
Heat Transfer Coefficient	4,000 W/m <sup>2</sup> K
ASIC Power	0.3W per ASIC
Silicon Power	0,0.1,0.2,0.3, mW/mm <sup>2</sup> to runaway
Sliding thermal grease thickness	0.07 mm
Sliding thermal grease thermal conductivity	0.8 W/mK
Fixed thermal grease thickness	0.01 mm
Fixed thermal grease thermal conductivity	0.8 W/mK
Silicon thermal conductivity	148 W/mK

# Geneva Module / Sliding



08/04/2008

**Cooling Interfaces** 

# **Sliding Grease Interface**



# Geneva Module / Rigid



# **Rigid Interface**



08/04/2008

Comparison of Thermal Performance o Cooling Interfaces

# Results of further studies ( $Q_{si} = 0.3 \text{mW/mm}^2 @ 0^\circ \text{C}$ )

Module		T Cool (min)	T ASIC (max)	T Si (max)
1. Sliding contact		-27.0	-15.2	-22.1
2. Rigid coupling ('Oxf	ford Block')	-22.7	-4.7	-12.7
3. (2) + cooling block K(200,200,200)		-22.6 -5.7		-13.9
4. (2) + fully enclosed pipe		-25.1	-7.1	-15.2
5. (3) + fully enclosed pipe		-25.0	-8.2	-16.3
6. (5) + 0.01mm grease at interface		-25.0	-10.1	-18.4
7. (6) + cap on top of cooling block			Work in progress	
Cooling Block Conductivity ~ 1.0 °C Enclosing the cooling tube ~ 2.5 ° C Thinner grease layer ~ 2.0 ° C Total ~ 5.5 ° C				53
08/04/2008	(	Cooling Interfaces		52

# **Thermal Runaway**

Thermal Runaway of Double Sided Module 0.3 mW/Chip -30 @ 4000 W/m<sup>2</sup>



### Alternative Mounting Scheme for Super-Module 'Aerofoil Support' onto Cylinder

 Low mass structure enclosing modules

**R.** Nickerson

- Convenient cable support
- Allows simultaneous multiple precision mountings to cylinder

N

### Super-Module Concepts: Super-Frame



Y. Unno

4

### Super-Module on Cylinder



Y. Unno

# **Total Microstrip Power**

	BIS	BOS	ECA	ECB	Total
Power [kW]	71.8	45.7	18.3	18.3	154.2
	47%	30%	12%	12%	

- Going to  $P_{chan} = 2mW \rightarrow P_{total} = 120kW$ ,
- Several contributions missing (SMC, Opto-converter, DCS, etc...)
- Best guess (strips)  $P_{total} = 150kW$  within ±40kW (2-3×SCT).
- Dominated by barrel (even if BOS shortened).
- Investigating cooling using C<sub>3</sub>F<sub>8</sub> (again), C<sub>2</sub>F<sub>6</sub> or CO<sub>2</sub>
- Reuse of existing services could represent a major challenge

#### G. Viehhauser

#### **DCS: SLHC- Services**

# of rows (draft) - SLHC Strawman Layers for barrel:

Layer	# of rows	Radius (mm)
SS layer 1	28	380
SS layer 2	36	490
SS layer 3	44	600
LS layer 1	56	750
LS layer 2	72	950

Numbers not yet available for the ECs

Estimation of 2 interlock temperature sensors per cooling loop  $\rightarrow$  944 NTCs in total

SCT barrel DCS: 48 type 2-DCS cables of (28 pins Milli-Grid)  $\rightarrow$  672 twisted pairs! SCT ECs DCS: 80 type 2-DCS cables of (28 pins Milli-Grid)  $\rightarrow$  1120 twisted pairs!

Barrel SS layers could use the current barrel DCS type 2 for the interlock & LS could use part of the current EC DCS type 2.

 $\rightarrow$  Most probably NOT enough left for the SLHC ECs

Can existing cables be used? What type of connectors required and where?

**D.** Ferrere

### **Powering Issues**

V<sub>ABC-N</sub> = 2.5 V; I<sub>Hybrid</sub> = 2.4 A; 20 hybrids. Low V + High I → I<sup>2</sup>R losses in cables (Want power transmission at High V + Low I)

### Serial Powering: n=20; $I_{H} = I_{PS} = 2.4 \text{ A}$ ; $V_{PS} = nV_{ABC-N} = 50 \text{ V}$

Also saves factor ~8 in power cables/length over SCT

- Need detailed studies of failure modes and recovery



**DC-DC Conversion :** n=20; g=20;  $I_{PS}=n/g I_{H}=2.4A$ ;  $V_{PS}=gV_{ABC-N}=50V$ Parallel powering also saves factor ~8 in power cables as for Serial Powering - Issues with switched capacitors (noise?) and need for custom design to get large g (Independent powering with DC-DC costs too many cables)

