Development of thin pixel sensors and a novel interconnection technology for the ATLAS pixel upgrade at SLHC

Anna Macchiolo

on behalf of

MPI Munich SLHC Upgrade Group

✓ Upgrade of the ATLAS pixel system at Super-LHC

Properties of thin planar sensors

✓ New pixel module concept using the 3D integration approach developed by Fraunhofer-IZM

Solid Liquid Inter Diffusion (SLID)

Inter Chip Vias (ICV)



✓ Production of metal dummies for SLID characterization and thin pixels sensors at MPI-HLL

✓ Studies of the effect of the SLID post-processing on detector properties

8 April 2008

Ringberg

Pixel SLHC Project at MPI

The Challenge



LHC:

- Start 2008
- $L = 10^{34} cm^{-2} s^{-1}$
- Integrated Luminosity: 500 fb⁻¹ (10y)
- Φ= 3x10¹⁵cm⁻² 1 MeV eq. n at r=4cm
- *Multiplicity: 0.5-1 k tracks / bunch cross.*

Super-LHC:

- Start 2014-2018
- $L = 10^{35} cm^{-2} s^{-1}$
- Integrated Luminosity: 2500 fb⁻¹ (5y)
- *Φ*= 1.6x10¹⁶cm⁻² 1 MeV eq. n at r= 4cm
- Multiplicity: 5-10 k tracks/ bunch cross.

New detector concepts needed!



. Macchiolo MPI fűr Physik Munich

8 April 2008

Ringberg

Pixel SLHC Project at MPI

ATLAS

Thin planar pixel detectors for SLHC - Motivation

Two thicknesses in the on-going MPI production: 75 and 150 μm

- good radiation-hardness properties at SLHC fluences (Φ ~10¹⁶ n_{eq} cm⁻²)
- $V_{depl} \propto d^2$, $I_{leak} \propto$ Depleted Volume
- collection distance equalized among different thicknesses by trapping;



At the same voltage thin (=over depleted) detectors have a higher electric field than thick (= partially depleted) detectors in the area adjacent to the read-out electrode

- lower radiation length: 250 + 180 μ m \rightarrow 150 + 50 μ m (sensor + chip)

 $0.46\% X_0 \rightarrow 0.21\% X_0$

n-on-n pixels: present and proven technology

n-on-p pixels: don't undergo type inversion and don't need double-side processing. They introduce some problems in the module design that must be addressed

8 April 2008

Ringberg

Pixel SLHC Project at MPI

Thin planar pixel detectors for SLHC - Motivation

Two thicknesses in the on-going MPI production: 75 and 150 μm

- good radiation-hardness properties at SLHC fluences (Φ ~10¹⁶ n_{eq} cm⁻²)
- $V_{depl} \propto d^2, \, I_{leak} \propto Depleted$ Volume
- collection distance equalized among different thicknesses by trapping;



- lower radiation length: 250 + 180 μ m \rightarrow 150 + 50 μ m (sensor + chip)

 $0.46\% X_0 \rightarrow 0.21\% X_0$

n-on-n pixels: present and proven technology

n-on-p pixels: don't undergo type inversion and don't need double-side processing. They introduce some problems in the module design that must be addressed

8 April 2008

Ringberg

Project at MPI

Pixel SLHC



The ATLAS Pixel Detector

Present Layout: -250 μ m thick n-in-n pixel sensor -50 x 400 μ m² pixels -0.25 μ m rad hard ASIC -rad hard till Φ =10¹⁵ n/cm²

-Live fraction ~71% -Cantilever for readout -Large material overhead

New FE-I4 for B-layer upgrade

- 130 nm ASIC
- New pixel size 50 x 250 μm^2
- -Target chip total size ~ 4 times FE-I3
- reduced amount of circuitry at the bottom of the chip to decrease the area of the cantilever
- Chip will be submitted around the end of 2008



8 April 2008

Ringberg

Pixel SLHC Project at MPI



MPI R&D aims to use 3D integration technology developed by Fraunhofer IZM (Munich) to develop a new module concept:

✓ Thinned pixel sensors

✓ SLID connection between thin pixel sensors and front-end (or different ASIC layers)

✓ Stacked layers of electronics, for example digital read-out on top of the analogue layer

 ✓ Route signals through vias across the Si layers → Improved radiation hardness, reduced radiation length

 → smaller pitches possible, depending on the pick and place precision,
→ allow the stacking of different ASIC layers (next bonding process does not affect previous SLID bond).

→ different technologies can be used and singularly optimized

 \rightarrow avoid need of cantilever \rightarrow four side buttable

8 April 2008

Ringberg

Pixel SLHC Project at MPI



Demonstrator Module



✓ SLID connection between pixel sensors and ASIC (FE-I2), placed face to face \rightarrow "chip to wafer" technique with the ASIC mounted on a handle-wafer

- \checkmark Thinning of the readout chip wafer down to 50 μm
- \checkmark drilling of vias to route signal and services out from the ASIC wafer backside

Status:

- ✓ Production of thin pixel sensors: already implanted in the backside, thinned, topside process is on-going
- ✓ ASIC wafers tested in Bonn to produce "good dies" map
- ✓ Optimization of the present Atlas pixel read-out system to cope with smaller signals

8 April 2008

Ringberg

MPI

Project at

Pixel SLHC

Pixel wafer design

6" wafer



Pixels follow ATLAS layout, 160 x 18 pixel 50 x 400 μ m² for FEI-2 chip

- 10 x 10 pixel arrays with smaller pitch (50x200, 100, 50) for special simple readout chip
- Ministrips to be read by ATLAS SCT128 chip

8 April 2008

Ringberg

Pixel SLHC Project at MPI



Thinning Technology

\checkmark Handle wafer of the same material as the top wafer, n- or p-type Fz



✓ Deep anisotropic wet etching leaves rough surfaces → the process has been optimized to open the contacts and apply the metallization after etching of the handle wafer.

- ✓ Thin (50 μ m) silicon already successfully produced at MPI.:
- MOS diodes.
- Small strip detectors.
- Mechanical dummies.

-No deterioration of detector properties, keep $I_{leak} < 100 pA/cm^2$

8 April 2008

Ringberg

Pixel SLHC Project at MPI



Processing of the SOI wafers

SOI wafer (Tracit/Soitec): 6" (backside processed, bonded, thinned and delivered)

Nr	Туре	thickness	P-spray	Planned use
1	N	75	high	Irrad
2	N	75	high	SLID/irrad
3	N	75	high	SLID/irrad
4	N	75	high	SLID/irrad
5	Р	75	Low	Irrad
6	Р	75	Low	SLID/irrad
7	Р	75	High	Irrad
8	Р	75	High	SLID/irrad
9	Р	150	Low	SLID/irrad
10	Р	150	Low	Bump/irrad
11	Р	150	High	Irrad
12	р	150	High	Bump/irrad



Irrad: can be used immediately for irradiations SLID/irrad: first processed for interconnection, irradiation later Bump/irrad: first processed for bump bonding, irradiation later

/acchiolo MPI fűr Physik Munich

Ringberg 8 April 2008

Pixel SLHC Project at MPI

ATLAS pixels: active area

• Pixel cells to be read out by a single FE chip

• The active area is unchanged with respect to the standard design of the Atlas pixels: DC coupled pixels, isolation achieved through moderated p-spray, punch-through biasing

 Added a guard-ring structure on the front side needed in the case of the n-in-p detectors



width and distance
between the SLID pads
along the x-axis most critical
parameter for the
interconnection → IZM
specs for SLID "chip to
wafer" require slightly larger
spacing to allow for possible
misalignment of the chip in
the handle wafer

Ringberg 8 April 2008

Pixel SLHC Project at MPI

ATLAS



■*n-in-n:* sensor edge at ground

 n-in-p: sensor edge at HV
service area within guard ring: in future productions the GR extension can be avoided if BCB isolation is proved to stand the potential difference between detector and chip surfaces

Chip can be serviced:





8 April 2008

Ringberg

Pixel SLHC Project at MPI

Process steps for ICV-SLID at IZM



Fraunhofer

Institut Zuverlässigkeit und Mikrointegration

- Atlas pixels and FE will be interconnected F2F
- Fabrication of Tungsten-filled InterChip Vias on chip → Via Opening and Metallization from front side
 - Chip are diced and placed on a Handling wafer needed for the SLID interconnection.
 SLID performed between detector wafer and chips. Handling wafer is removed.
 - Thinning the ASIC to 50 μm & Backside Metallization.

8 April 2008

Ringberg

Pixel SLHC Project at MPI



Special Test Chip from Interon (Oslo)

- Test chip for small pixel array: 10 x 10 pixels
- Preamp, Shaper followed by Simple track/hold & multiplexing
- Pitch: 50 x 200 μm² (can be used with 50 x 50 μm² and 50x100 μm² pixels skipping intermediate pixels)
- Noise: < 200 e⁻ at 50 ns shaping and 1 mW power/pixel
- Prepared for SLID and ICV (wire bond pads AND pixel pads)
- AMS 0.35 μm CMOS
 - Already produced and ready for testing (Oslo University)



8 April 2008 Ringberg MPI **Pixel SLHC Project at** ATLAS



Pixel arrays to be read by the Interon chip



wire bonding pads, via from the chip pads



50 x 50 μ m pixel array

Most challenging geometry to accommodate the SLID pads

Only a subset of pixels are attached to the FE chip \rightarrow the SLID pads could be enlarged beyond the cell boundaries

8 April 2008 Ringberg Pixel SLHC Project at MPI



ATLAS

Micro-strip devices for isolation studies



• The micro-strip devices will be read out by ATLAS SCT 128 chip.

An optimization of the strip and pixel isolation technique is needed, especially for p-type detectors.

• The micro-strip detectors represent an easy tool to investigate strip (pixel) isolation and inter-strip (inter-pixel) capacitance as a function of the pitch, the implantation width and the p-spray method.

Nr	Strip pitch	N+ impl. width	P-spray	
1	50	30	10	
2	50	30	No mod.	
3	80	30	10	
4	80	30	No mod.	
5	50	24	10	
6	50	30	6	
7	50	36	6	
8	80	20	No mod.	
9	80	20	24	
10	80	30	24	



Ringberg 8 April 2008 Pixel SLHC Project at MPI



Ancillary productions at MPI-HLL (I)

1) Diodes processed on SOI wafers to investigate how post-processing influences sensor characteristics





Metal system added at IZM \rightarrow simulation of SLID process without a real soldering of the two wafers :

Wafer 1: TiW sputtering + Cu through mask electroplated + SLID temperature treatment

Wafer 2: TiW sputtering + Cu and Sn through mask electroplated + SLID temperature treatment

Correlation of the reverse current at full depletion (50 V) before and after Cu metallization

→ No significant effect noticeable, both before and after the temperature treatment

8 April 2008

Ringberg

Pixel SLHC Project at MPI



- 2) Test of "chip on wafer" SLID interconnection with metal dummies. *Status: production started*
- Aim: determine the feasibility of the SLID inter-connection within the parameters we need for the ATLAS pixels.
- Test of the mechanical strength as a function of different area coverage by the SLID pads
- Test the SLID efficiency varying the dimensions of the SLID pads
- Study the SLID efficiency when degrading the planarity of the structure underneath the pads
- Determine the alignment precision between single "chip" and "detector" wafer
- Investigate the BCB isolation capability between the detector and chip surfaces



Basic test device: chain arrays

8 April 2008

Ringberg

Pixel SLHC Project at MPI

Design of the of 6" wafer with metal dummies

Single mask for the detector and chip wafers

The "detector" structures are on the top half of the wafer

• The "chip" structures to be cut and be placed on the handle wafer on the bottom half of the wafer

- Post-processing on full wafers: every single wafer fully dedicated either to "detector" or to "chip" production
- Process in HLL up to BCB deposition and contact opening



 Preparation for SLID, cutting of the "chip" structures, SLID interconnection at IZM



April 2008

 ∞

Ringberg

MPI

Project at

SLHC |

Pixel

Test structures - ATLAS pixel geometry



Chains with ATLAS pixel geometry: test SLID efficiency with ATLAS pixel parameters and mechanical stability with different area coverages



Structures to measure the alignment precision of the "chips" with respect to the detector wafer

• The alignment precision of the chips with respect to the detector wafer can vary due to the possible displacement of the single chips in the handle wafer.

• In each device three different structures allow to measure the direction and the value of the misalignment in the range from 2 to 30 μ m

8 April 2008

Ringberg

Pixel SLHC Project at MPI

ATLAS

Test structures - Chains with different SLID pads parameters



Set of chains with different SLID pad sizes, pitches

- W_{pad}= 30, 40, 50, 80 μm
- Distance between pads = 20, 30, 35 μ m

 Aim: test feasibility of the interconnection down to the minimum SLID dimensions implemented in the production wafer

... and variations on the planarity of the layers beneath the SLID pads



 etch in the oxide underneath every second pad (~ 100 nm) on the detector side.

 The corresponding pad (AI+BCB+SLID metal system) sits at a lower height with respect to the neighbouring ones → possible SLID inefficiencies

April 2008

ω

Ringberg

Pixel SLHC Project at MPI

ATLAS

Test structures - Kelvin structures and BCB isolation

Kelvin structures to measure with the four probe method the resistivity of:





Test structures (on detector wafer only) to measure the capabilities of the BCB layer in terms of electrical isolation.

iaaa 🖬		2222	ata:	333		CARA		1 8 87	
			(****)		0.00			1 66	1
3333	<u>(1110</u>	8.553						9 (11)	
	LEAS		2222		TTTT		XXXX		
	- 2222		- 3333				-0000		
	LAX		8888		- 7.7.7.7		2223		3332
	2222		10000						iana i
	- ULAA		- BAAA		- ANNA		алля		- AAAA
	-		-		-		0000		- MM
	-0001		-		1000		WAN		1000
					- (7777)		-1919191		
	-	-					1000		

8 April 2008

Ringberg

Pixel SLHC Project at MPI



Conclusions and Outlook

On-going R&D program at MPI for the upgrade of the ATLAS pixel system in view of SLHC:

✓ Two parallel productions: thin pixel detectors designed for 3D integration and metal dummies for SLID studies are being processed

✓ Measurements results on diodes with SLID metal system showed no influence of the post-processing on the sensor characteristics

Outlook:

- ✓ Production of a demonstrator module in 2008-2009 as proof of principle for:
 - thin planar pixel sensors
 - SLID interconnections
 - Inter Chip Vias
- ✓ Collaboration started with the IN2P3 R&D on 3D integration:

✓ Future production of pixels with a geometry suited for FE-I4 and/or 3D versions of FE-I4

8 April 2008

Ringberg

Pixel SLHC Project at MPI



Schematic cross-section of a chain array



Radiation length – SLID + ICV

	Total thickeness	Area	Length/ X ₀	Area weighted L/X ₀
Silicon (sensor + 2 chips)	150+50+50	50x125 (100%)	0.27%	0.27%
Copper (SLID pads)	5x4	27x27 (11.7 %)	0.14%	0.02%
W (filling of VIAS)	50x2	3x10 (0.5%)	2.86%	0.015%

Digital Chip d=50 μm Analog Chip d=50 μm d=150 μm

Worst case: probably a SLID connection + via is not needed between analog and digital layer for each pixel

Pixel with area 50x125 μm^2 Possible 3D FE-I4 version

X₀ Si: 9.36cm, W: 0.35cm, Cu: 1.43 cm, Sn: 1.21 cm

Ringberg 8 April 2008

Pixel SLHC Project at MPI

ATLAS

IZM SLID Process



•Alternative to bump bonding (less process steps "potentially lower cost" (IZM)).

- •Small pitch possible (< 20 μ m, depending on pick & place precision).
- •Stacking possible (next bonding process does not affect previous bond).
- •Wafer to wafer and chip to wafer possible.

