



# The MPI Semiconductor Laboratory

Projects - Devices - Technology



MAGIC, CTA



BepiColombo, eRosita



Belle II



ATLAS

XFEL, FLASH, LCLS

#### The MPP HLL Team:

L. Andricek, Z. Albrechtskirchinger, G.Fuchs, C. Jendrysik, C. Koffmane, G.Liemann, H.-G.Moser, P. Müller, J. Ninkovic, A.Plis, R.Richter, A. Ritter, A.Ritter, F. Müller, S. Petrovics, M. Schnecke, A.Wassatsch, M.Tesar

#### from ATLAS/SCT:

M. Beimforde, A.Macchiolo, M. Ellenburg R.Nisius, S.Terzo, P.Weigell

& many colleagues from MPE and PNS

# Inside HLL – Sensor Development and Fabrication



Schleuse

RR

Implanter

labor

Back-end

Proberlabor

plasma and sputter

mp halbleiterlabor





As

Lithographie

MPI HLL is the only lab worldwide doing fully depleted silicon radiation sensors with integrated electronics

Inspektion

Implanter

MPP Project Review, Dec. 2012

Systemtests

ASIC	Filter	Filter architecture	pnCCD	DEPFET Source follower	<b>DEPFET</b> Drain r/o
VELA <sup>1</sup>	Trapezoidal	unipolar, single-ended, two stages			$\checkmark$
ASTEROID <sup>1</sup>	Trapezoidal	unipolar, single-ended, two stages		$\checkmark$	
VERITAS 1.0	Trapezoidal	unipolar, single-ended, two stages	$\checkmark$	$\checkmark$	
VERITAS 2.0	Trapezoidal	bipolar, fully differential, single stage	$\checkmark$	$\checkmark$	$\checkmark$
DCE3	Data Clustering Engine, digital chip, TSMC 65nm, novel real time clustering $\rightarrow$ Belle II System				

<sup>1</sup>In collaboration with Politecnico di Milano





pnCCD with Veritas read-out



#### at HLL:

halbleiterlabor

- sensor design and fabrication
- r/o ASIC development
- Interconnection
- system/camera design and test

DCE3



<sup>1</sup> proposal phase, <sup>2</sup> R&D, sensor and system, <sup>3</sup> sensor production phase, <sup>4</sup> system assembly and calibration
 <sup>5</sup> system in operation, improved version of CAMP (→ LAMP) planned

Common requirements for present-day and future detector systems: high S/N thin fast r/o "intelligent" → new sensor/ASIC interconnection techniques, (ATLAS, XFEL-DSSC, Belle II..)

# DEPFET Types and Applications



P+ drain

FET gate

deep n-doping

'internal gate'

p+ back contact

clear gate

deep p-well

#### Particle tracking $\rightarrow$ vertex detector at **Belle II and ILC**

- pixel size: 20µm...75µm
- r/o time per row: 25ns-100ns
- Noise: ≈100 el ENC
- thin detectors:  $50\mu$ m...75 $\mu$ m  $\rightarrow$  still large signal: 40nA/ $\mu$ m for mip

X-ray imaging spectroscopy  $\rightarrow$  X-ray satellite missions pixel size: 100µm, with SDD around 100s of µm

- r/o time per row: 2.5 µs
- Noise: ≈4 el ENC
- fully depleted thick detectors better  $\rightarrow$  large QE for higher E





#### High Dynamic range: **XFEL-DSSC**

- DEPFET → DSSC
  - DEPFET Sensor with Signal Compression
- pixel size: ~200 µm

#### MPP Project Review, Dec. 2012

amplifier

p+ source

depleted n-Si bulk

#### Ladislav Andricek, MPI für Physik, HLL

halbleiterlabor



Sensor fabrication on SOI
 Etching of the Handle Wafer
 Litho on extreme topographies
 Developed for ILC VXD, the technology found its way into other projects:
 S0 µm thin DEPFETs for Belle II PXD (will be 75 µm)
 production of thin (75 and 150 µm) ATLAS pixel sensors upgrade
 first production of Geiger-mode APDs on 70 µm top layer







- $\triangleright$  8 SOI wafers (50 µm top layer, 400 µm handle)
- P impl., 19 litho., 2 poly Si, 2 Al (.... & 3<sup>rd</sup> metal Cu later)
   → 3m (SOI) + 16m (main process incl. thinning)
- ▷ About 100 test matrices in different variations
  - $\rightarrow$  pixel sizes from 20 µm to 200 µm
  - $\mapsto$  shorter gate length, improved clear structures ...
  - $\mapsto$  various drift region and pixel designs ...
- ▷ 4 large half-ladders with the most promising options



# PXD6 testing in the lab

- bench tests in the lab  $\triangleright$ 
  - → determine best operating point (Clear, ClearGate, Drift..)
  - $\rightarrow$  in-pixel studies with laser
  - $\rightarrow$  radioactive source tests
  - $\mapsto$  read-out speed...
- goal @Belle II  $\triangleright$ 
  - → 320 MHz system clock
  - $\rightarrow$  50 kHz frame rate (20µs r/o time per frame)

single pixel DEPFET (COCG LE) current output as seen by DCD

 $\rightarrow$  768 rows, 4-fold r/o  $\rightarrow$  ~100 ns per row









#### MPP Project Review, Dec. 2012

# 120 GeV pions beam test results

- ▷ latest beam test Oct. 2011, CERN SPS, 120GeV pions
  - → PXD6 matrices, thickness 50µm
  - $\mapsto$  L=4µm, 75x50µm<sup>2</sup> pixel
- $\triangleright$  very good S/N
- $\triangleright$  efficiency >99.5%, both in X and y
- $\triangleright$  single point resolution ~10 µm (binary 14.4µm)











#### SOI1:

- ▷ 150mm, p-type top wafer, **75 µm** thin, HLL
- $\triangleright$  FE-I3 type pixel sensors (50x400  $\mu$ m<sup>2</sup>)
- ▷ bump-less sensor and f/e interconnect (SLID, EMFT Munich)

#### SOI2:

- ▷ 150mm, p-type top wafer, **150 µm** thin, HLL
- $\triangleright$  FE-I4 type pixel sensors (50x250  $\mu$ m<sup>2</sup>)
- ▷ sensor and f/e interconnect by conv. bump-bonding (IZM Berlin)

#### **Reference:**

- ▷ 100mm, p-type std., **285 µm** thick, CiS
- $\triangleright$  FE-I3 type pixel sensors (50x400  $\mu$ m<sup>2</sup>)
- $\triangleright$  Single chip modules irradiated up to 1e16 n<sub>eq</sub>/cm<sup>2</sup>
- Tests in lab and beam the charge collection and tracking efficiency



SOI1

SOI2

H

TLAS Module

10 ATLAS pixel sensors

sensors

Single Chip Modules Standard GR

9110

1(





- ▷ New concept for an array of Geiger-mode APDs
- Bulk integrated quench resistors open the way to build arrays with very high fill factors
- ▷ Technology much simpler: Two prod. runs on SOI wafers with 70 µm top layer on R&D line

SiMPL – status



Proof of principle is shown: quenching works and dynamical measurements show expected behavior
 In addition to the simplified process the devices have the advantage of

- ▷ studies of the produced sensors (geometry dependent performance, PDE, ...) are still ongoing
- ▷ some process details still need optimization, mainly to reduce dark count rate

# SiMPL – the future

Based on the promising results from the prototyping:



- ▷ foundation of a new Minerva group under the leadership of Jelena Ninikovic
  - → Jelana's postion, one post-doc, one PhD student, one technician: all positions filled, ready to start..





TDC, Photon counter, active recharge

Cell

electronics

## Roadmap of the project

▷ Optimize technology and produce improved SiMPL SiPMs for photon detection

- ▷ Optimized radiation entrance for various applications
- > Target experiments: Magic, CTA, Scintillator read-out for ILC Calorimetry
- ▷ SiMPL for particle tracking
- $\triangleright$  Segmentation of the anode, one r/o node per APD, bump bonded
- > Target experiment: fast time stamping (few ns) for CLIC tracker

- ▷ SiMPL for particle tracking AND photons
- $\triangleright$  Segmentation of the cathode, one r/o node per APD, bump bonded to thin Silicon
- $\triangleright$  Fast detection with more intelligence per pixel cell

Cell

electronics





▷ all current MPP projects rely on high quality SOI wafers!

#### Raw wafer supply $\rightarrow$ pre-processing $\rightarrow$ SOI $\rightarrow$ HLL process $\rightarrow$ thinning...



- ▷ Non-standard SOI, done externally
- Industrial partner Soitec stopped cooperation end 2010
- Urgent need to find and qualify other SOI supplier
- ▷ Need for external technology development

- $\triangleright$  SOI process modules
  - → Wafer bonding
  - └→ Edge treatment of the top wafer
  - → grinding and polishing

- ightarrow Somewhat special due to our implanted back
- $\rightarrow$  turned out to be the most tricky part
- $\rightarrow$  basically standard processes

## Technology development at Icemos







- ▷ Result of ~18 month development time
- ▷ Icemos now qualified as SOI supplier for Belle II, SiMPL ...
   □ bonding, edge treatment..
- ▷ In parallel qualify 2<sup>nd</sup> source Shin Etsu, Japan
  - → Only possible due to Japanese contacts at KEK!!
  - Almost the same process →same quality

Belle II DEPFET production started with Icemos wafers!
 2<sup>nd</sup> batch Shin Etsu

## interconnection Sensor - ASICs





#### 1. Belle II (and ILC):

- MCM ASICs in different technologies on sensor as substrate
- $\triangleright$  bump bonds only on insensitive edge
- ho ~ 250 bumps/chip, 150 200  $\mu m$  pitch
- ▷ frame rate: 50 kHz

#### 2. XFEL-DSSC:

 $\triangleright$ 

- ▷ 1-on-1 connection DEPFET  $\leftarrow \rightarrow$  front-end
  - ~4000 bumps / r/o-chip and 8 chips per module
- ▷ ~200 µm pitch
- ▷ frame rate 4.5 MHz for a 1Mpix camera



#### 3. ATLAS Pixel upgrade:

- ▷ 1-on-1 connection Thin pad detector  $\leftarrow \rightarrow$  front-end
- ▷ Vertical integration project with Fraunhofer EMFT Munich
- ▷ 50 µm pitch
- Frame rate 40 MHz



- ▷ Three important projects demand fine-pitch high-density interconnections
  → bump and bump-less flip-chipping
- $\triangleright$  We have to prepare our sensors for conv. bump bonding  $\rightarrow$  solderable third metal layer
- ▷ We work with semi-industrial partners on novel vertical integration technologies

## Belle II - towards a real ladder





#### Transition from test systems to integrated modules

- ▷ PCB for the various matrices ..... "hybrids"
- $\triangleright$  first bump bonded chip on PXD6 matrices
  - $\rightarrow$  2 metal layers, not the final geometry, simple 3<sup>rd</sup> metal later
  - → need still support PCB for I/O
  - → not perforated balcony, Au studs as UBM
- ▷ Belle-II PXD Module (two modules form a ladder)
  - → three metal layers, Cu as LM only on periphery
  - $\mapsto$  4 DCD, 4 DHP, 6 Switchers  $\rightarrow$  ~3000 bonds/module
  - $\hookrightarrow$  Cu as UBM, bumps partly on thinned perforated frame
  - $\hookrightarrow$  passive components soldered to substrate
  - $\mapsto$  I/O and power over Kapton cable



halbleiterlabor







#### Key Requirements for the camera:

- ▷ Take "snap shot" with a 1Mpix camera with every flash
- ▷ Detect single low energy X-rays ( $\geq 0.5 \text{ keV} \rightarrow 140 \text{ e-h+ pairs in Si}$ )
- ▷ Detect up to 10<sup>4</sup> X-rays with resolution better than Poisson limit
- ▷ Possibility to process  $\geq$  500 pulses in each burst





- ▷ Hybrid pixel detector with non-linear DEPFET active pixels (DSSC)
- ▷ r/o ASICs bump bonded, one bump per pixel in sensitive area
- ▷ Front- end amplifier, 8-bit ADC, and SRAM per pixel
- ▷ Digital data are sent of the focal plane during the train gap (~100ms)
- ▷ Power cycling: sensors and analog f/e in stand-by during train gap

halbleiterlabor





#### Most challenging interconnect project, in co-operation with Fraunhofer EMFT

- $\triangleright$  alternative to bump bonding  $\rightarrow$  bump-less Cu-Sn eutectic bonding "SLID"
  - $\rightarrow$  pitch <50µm, possibility to stack thin chips
- $\triangleright$  Through Silicon Vias (TSV)  $\rightarrow$  4-side tillable sensors
- ▷ Status
  - Feasibility of SLID demonstrated: high yield, radiation tolerant up to 1e16 n<sub>eq</sub>/cm<sup>2</sup>
  - → assembly of first FEI3 and thin HLL pixel sensor expected beginning of 2013





- The main MPP Projects at HLL are
  - DEPFETs for Belle II (and ILC)
    - 1<sup>st</sup> batch started and already almost half-way through, 2<sup>nd</sup> to start soon
  - Pixel detectors for the ATLAS pixel upgrade
    - vertical integration project with Fraunhofer EMFT, thin planer sensors on SOI
  - SiMPL Silicon Photomultiplier and APDs in Geiger mode
    - start of new Minerva group  $\rightarrow$  CTA, Magic, ILC calorimetry and CLIC tracking
- All MPP projects use custom made SOI wafers
  - wafer supply issue resolved, two new companies qualified
- All MPP projects (and XFEL-DSSC) need bump bonding and therefore a solderable metall layer
  - Cu technology and bump bonding installed and operational

- Sorry for the biased presentation, the time is much too short!! I had to skip
  - radiation hard DEPFETs, new devices, technology improvements, spin offs ...



# Belle II DEPFET spin-off

- ▷ Inquiry from KEK Photon Factory for a 8 Mpix camera based on Belle II system:
  - → X-ray protein crystallography
  - → time and space resolution better than commercial systems (Pilatus etc.)
  - → fast read-out (50kHz frame rate) high granularity (50 µm pixel, or smaller)
- ▷ 2<sup>nd</sup> beam test 2012 with Belle II DEPFET prototype system on rotation stage
   ↓ 12.3 keV photons on protein crystal





halbleiterlabor





DEPFET technology with 3<sup>rd</sup> low impedance metal layer!!



# SOI1: "SLID" - "SOLID" - bump-less Cu-Sn eutectic bonding











- sensor/FE-I3 stack read out with Uni Bonn read-out cards
- interconnect yield comparable with conv. bump bonding
- for more details see TIPP2012 proceedings, arXiv:1202.6497





- back side thinning of the wafer  $\rightarrow \sim 60 \,\mu\text{m}$
- isolation and metallization for the back side contact (wire bonds)

# Location of the vias



### wire bond pads $\rightarrow$ back side of the chip

- a.) remove pad metal (Alu)
- b.) etch blind vias from the front side  $3x10\ \mu m^2,\ \text{~}70\ \mu m\ deep$
- c.) connect via metal to pad metal on the front





mpi halbleiterlabor

# Current status



Blind vias etched from front side of the FE-I3 Wafers











- Via isolation and Tungsten plug done
- Vias connected to I/O and Power on front side (AI)

Next steps on schedule:

- Cu electro-plating on front for SLID
- Mount to handle wafer, back-thin to expose vias from back
- Back side metallization in December
- SLID to pixel sensors in January 2013