


# **DHPT 1.0 TEST STATUS**

## **DHPT 1.0**




- DHPT 1.0 is a full size Data Handling Processor implemented in 65 nm TSMC CMOS technology.
  - Enhanced Data Processing
  - Overflow Handling
  - Command Interface (Manchester Encoding)
  - Fine adjustment of the DHP DCD timing settings
  - Etc. ...



**DHPT 1.0 tests** 






#### Highlights


- Analog part
  - Gigabit link (Leonard Germic)
    - < Data transmission
    - ✓ BERT (TBD)
    - Parameter optimization
  - Temperature sensor (Oscar Alonso)
  - Delay Settings
    - DCD clock, Row2sync
    - Switcher settings
    - Y Per channel delays (for DCD-DHP adjustment)

#### **IBERT tests (Leonard Germic)**



• Error rate tests and parameters optimization for designed 15m cables






Parameter optimization for 15m data cable

#### **DHPT 1.0 tests**





#### Highlights

- Digital part
  - Manchester encoded trigger line
    - ✓ Memory dump
    - TRG+RST+FSYNC
    - ✓ Veto Sequence generation
  - Memory configuration via JTAG
  - Temperature sensor
  - < Data Processing
    - Channel masking
    - Double precision common mode
    - X High occupancy tests



- The following (non-critical for prototyping) issues were observed and should be corrected for the next chip iteration:
  - 1. Serializer timing issue (works only with non-standard conditions)
  - 2. Fine tune delays for DCD-DHP interface
  - 3. Data processing stability for high occupancies
  - 4. Wrong Common mode values for high occupancies (probably related to 3)
- Remains to be done
  - DCD-DHP setup tests
  - Needle board test setup to be prepared
- DHP 1.0 manual will soon be available

### **DHPT 1.0 planner**



🔹 🔊 🏠 🗎 https://docs.google.com/spreadsheet/ccc?key=0AgvQZ9NAdC-RdHpHUIFQcEZfcEI5dmdPcHVrbEJ1Vnc&usp=drive_web#gid=7									숬 🔁 🛄 🎈		
DHPT 1.0 Planner 1/2 Image: Second secon									Micha Lemarenko 👻		
DHPT 1.0 T											
	АВ	С	D	E	F	G	н	I	J	1	
1	Eye diagram @ 15m	Leonard	ok	-							
	BERT	Leonard	ok								
	Parameter optimization for VDD_CML, bias and delays		ok								
Temperature		Loonard									
	DAC	Oscar	ok								
	Calibration	Oscar									
	Automation	Leonard									
	ADC_UB JTAG register readback			output bit sequence to be corrected							
HSTL											
	needle card	Mikhail									
	DCD+DHP	Mikhail									
LVDS_TX+C											
	DCD_CLK	Leonard									
	SW_XXX	Leonard									
	delay settings dcd_cmos_clk_dly	Leonard	ok								
	dcd_row2_sync_dly	Leonard	ok	doos not mous to abagas							
	offset_dly[][]	Leonard	no	does not move to chages							
Digital											
Mem test											
Mentiest				when writing 144 bits, change the order of {src+data} to {data+	src\ for the readhac	k to be correct					
	data via JTAG	Mikhail	ok	also it would be nice to have the following address space: men	n select=conf add	ess[3:0], mem_addre	ss=conf_address[13:4	41			
	offset via JTAG	Mikhail									
	SW sequence via JTAG	Mikhail	ok								
Switcher see											
	Normal <> Veto transition		ok								
Trigger mod	li										
	FSYNC	Mikhail	ok								
	VETO	Mikhail	ok								
	TRG	Mikhail	ok								
	MEM_DUMP	Mikhail	ok								
	RST	Mikhail	ok								
Data Proces											
	Common Mode	Mikhail	ok	wrong CM processing with occupancies >1%							
	Set number of channels	Mikhail	ok								
	Double Precision	Mikhail	ok								
	Zero Suppression Efficiency	Mikhail		cannot be done because the chip stucks at high occupancies							
	High Occupancy Test (overflow reconvert)	Mikhail	stucks at	> 1% !!!!							
DCD interfac	High Occupancy Test (overflow reconvery)	WIKIIAII	high rates	× 170 ()))							
DCD Interfac		Leonard									
	Test sequence data receiver (HSTL)	Leonard									
	Full speed (delay settings)	Leonard									
	DAC offset settings	Leonard									
Automation		Loonard			3						
	Script for pedestal acquisition										
	Time offset settings to work with the full speed									1	



## **THANK YOU**