



DHPT 1.0 TEST STATUS

- DHPT 1.0 is a full size Data Handling Processor implemented in 65 nm TSMC CMOS technology.
 - Enhanced Data Processing
 - Overflow Handling
 - Command Interface (Manchester Encoding)
 - Fine adjustment of the DHP – DCD timing settings
 - Etc. ...





Highlights




- Analog part
 - ✓ Gigabit link (Leonard Germic)
 - ✓ Data transmission
 - ✓ BERT (TBD)
 - ✓ Parameter optimization
 - ✓ Temperature sensor (Oscar Alonso)
 - ✓ Delay Settings
 - ✓ DCD clock, Row2sync
 - ✓ Switcher settings
 - ✗ Per channel delays (for DCD-DHP adjustment)

- Error rate tests and parameters optimization for designed 15m cables



Parameter optimization for 15m data cable

Highlights



- Digital part
 - ✓ Manchester encoded trigger line
 - ✓ Memory dump
 - ✓ TRG+RST+FSYNC
 - ✓ Veto Sequence generation
 - ✓ Memory configuration via JTAG
 - ✓ Temperature sensor
 - ✓ Data Processing
 - ✓ Channel masking
 - ✓ Double precision common mode
 - ✗ High occupancy tests

- The following (non-critical for prototyping) issues were observed and should be corrected for the next chip iteration:
 1. Serializer timing issue (works only with non-standard conditions)
 2. Fine tune delays for DCD-DHP interface
 3. Data processing stability for high occupancies
 4. Wrong Common mode values for high occupancies (probably related to 3)
- Remains to be done
 - DCD-DHP setup tests
 - Needle board test setup to be prepared
- DHP 1.0 manual will soon be available

DHPT 1.0 planner

DHPT 1.0 Test Plan										
A	B	C	D	E	F	G	H	I	J	K
7	Eye diagram @ 15m	Leonard	ok							
8	BERT	Leonard	ok							
9	Parameter optimization for VDD_CML, bias and delays	Leonard	ok							
10	Temperature Sensor									
11	DAC	Oscar	ok							
12	Calibration	Oscar								
13	Automation	Leonard								
14	ADC_UB JTAG register readback			output bit sequence to be corrected						
15	HSTL									
16	needle card	Mikhail								
17	DCD+DHP	Mikhail								
18	LVDS_TX+CMOS_OUT									
19	DCD_CLK	Leonard								
20	SW_XXX	Leonard								
21	delay settings dcd_cmos_clk_dly	Leonard	ok							
22	dcd_row2_sync_dly	Leonard	ok							
23	offset_dly[]	Leonard	no	does not move to chages						
24	Digital									
25	Mem test									
27										
28	data via JTAG	Mikhail	ok	when writing 144 bits, change the order of {src+data} to {data+src} for the readback to be correct						
29	offset via JTAG	Mikhail		also it would be nice to have the following address space: mem_select=conf_address[3:0], mem_address=conf_address[13:4]						
30	SW sequence via JTAG	Mikhail	ok							
31	Switcher sequencing									
32	Normal <-> Veto transition		ok							
33	Trigger modi									
34	FSYNC	Mikhail	ok							
35	VETO	Mikhail	ok							
36	TRG	Mikhail	ok							
37	MEM_DUMP	Mikhail	ok							
38	RST	Mikhail	ok							
39	Data Processing									
40	Common Mode	Mikhail	ok	wrong CM processing with occupancies >1%						
41	Set number of channels	Mikhail	ok							
42	Double Precision	Mikhail	ok							
43	Zero Suppression Efficiency	Mikhail		cannot be done because the chip sticks at high occupancies						
44	High Occupancy Test (overflow recovery)	Mikhail	sticks at high rates	> 1% !!!!						
45	DCD interface									
46	Test sequence	Leonard								
47	data receiver (HSTL)	Leonard								
48	Full speed (delay settings)	Leonard								
49	DAC offset settings	Leonard								
50	Automation									
51	Script for pedestal acquisition									
52	Time offset settings to work with the full speed									
53										
54										
55										
56										
57										

THANK YOU