Electron detector(s) – decision to proceed with 2 detectors



Direct hit detector (DH1K) reciprocal space



- Thin detector (20-50 µm)
- ~ 1000 Hz full frame rate
- Primary electrons 60 -300 keV and 1-5 MeV
- 1E⁵-1E⁸ electrons within < 1ps, (1000 Hz rep. Rate)

Fast application (DH80K) real space imaging



- Thickness of detector (20 50 µm)
- 80 kHz +/- full frame rate
- Primary electrons 100 -300 keV
- 1E⁸ electrons within < 10ns, (80 kHz rep. Rate)



 Direct Hit (DH1k) and ultra fast detector DH80k need different read-out due to their different frame rates:

	Direct Hit (DH1k)	DH80k
Frame Rate	1 kHz	80 kHz
Data Stream	Continuously	Burst with 100 frames
Read-out	DCDEMCv1 + FPGA or DCDEMCv2 +DEPFET Movie chip	DCDB? + DEPFET Movie Chip
Pixel arrangement	512 x 512 2 fold readout	512 x 512 4-fold readout
ADC resolution	8 bit?	8 bit
Image type	Momentum space image	Real space image (additional pixels for Common Mode correction needed)





Sensor definition ongoing. Initial thickness studies done (Florian). PhD student took over. Required information: backscattering from the material behind the sensor

300 keV electrons





Verteilung der energiegewichteten Y-Positionen VV Entries 533582 80000 Mean 0.09563 26.75 RMS 70000 60000 50000 40000 30000 20000 10000 -200 -150 -100 -50 0 50 100 150 200 Y [ym]



Question to Sasha:

[Mikrometer]

- How much material (Si) can we afford to have behind the detector
- What is optimal thickness of the sensor with 60um pixel size

450 µm thick Silicon Edet HLL Internal meeting 11 April 2014

50 µm thick Silicon

Electron detectors: Sensor Status DH1K

- Conceptual design of sensors done basic cell defined and simulated nonlinear DEPFETs
- require new ASIC developments collaborative effort with external groups DCDEMC (I. Peric)



60 μm pitch, two fold read out nonlinear DEPFETs



4 x 512x512 modules (1Mpixel)

Wafer layout:

- 4 x 512 pixels
- Test structures

Radiation hardness / still optimizations

To be done to start sensor production:

- Definition of sensor thickness
- Matrix layout
- Periphery layout

- Start SOI production by 1.06.14
- Start DEPFET processing by 1.10.14
- 8-10 wafers for 512 ?





- A dedicated board (IGELlight) is used for all communication tasks
- The I/O synchronization Board is used for data acquisition and trigger processing
- The modular design allows the separation of different task to different FPGA firmware packages (easier to maintain the firmware versions)
- The prototype of the IGELlight board is already tested
- The I/O board is currently being developed



Direct Hit Detector – DH1k





• DCDEMCv2 + DMC









Sensor: use Belle-like DEPFET layout with 60 μm pixel size, and read out from both sides 1024x1024 pixels (bidirectional 4-fold readout) Radiation hardness of the detector to be defined



- 1Mpix, 60µm DEPFET pixel, 4 quadrants, 6x6 cm² sensitive
- 20-50µm thin sensitive area
- Bidirectional 4-fold read out \Box frame rate: 100ns · 500/4 pixel = 12.5µs \rightarrow 80kHz
- DCDB? + DMC (with memory to store 100 frames)
- Windowed mode operation?

Direct Hit Detector – FDH80k



