

# Needle card testing of DHPT 1.0


Leonard Germic  
University of Bonn




- **DHPT 1.0 bump connection**
- **Needle card test system**
- **First progress**
- **Issues**

## Bump mapping



- 158 of 296 (255 used) bumps connected
- Powering, JTAG DHH and DCD
- Data IO (DHH/DCD emulator)




- Oxide on bumps
- Sensitive alignment






- Overtravel of the needles after last needle contacted  $\approx 25\mu\text{m}$



- Xilinx XUPV5 Evaluation Platform (DHH emulator) *A*
- Needle card with DCD emulator *B*
- Power VDD = 1.2V, VDD\_CML = 1.2V and DVDD = 1.8V *C*
- 1GHz Oscilloscope *D*



- Xilinx Spartan 6 (DCDemulator) *A*
- Cantilever Needles *B*
- Power Connector *C*
- Infini Band Connector to DHH emulator (Data, JTAG) *D*



- **Powering VDD (core), VDD\_CML (serial link) and DVDD**
  - **Current consumption**
- **JTAG communication**
  - **DHH emulator**
  - **DCD emulator**
- **Serial link**
  - **GCK on chip?**
  - **PLL locked?**
  - **CML working (1.6 GHz output)**
- **Memory (write/read from DCD emulator) - UART**
- **SW sequence - UART**
- **...**

- **Contact with needle**
- **Oxide on bumps**
- **power consumption drops suddenly**
  - **VDD, VDD\_CML or DVDD bumps disconnected?**
- **no GCK on chip**
  - **PLL, CML not working**
  - **Core not clocked**

→ Core works if deserializer clock (e.g. 320 MHz) is used

**BUT**

- **Test environment was not used for longer term → Debugging**
- **Functionality of DHPT 1.0 already tested on Hybrid5**





**Thank you**

