

# Online-Cluster-Analysis on FPGAs for recovery of slow pions



Steffen Bähr

Institute for Information Processing Technologies (ITIV), Institute for Experimental Nuclear Physics (IEKP)




# D\* Decay in VXD

- Particles with low impuls experience high stopping power
- D\* decays produce pions with low transversal momentum
  - Below 60 MeV majority of the pions attributed to to this decay




# Momentum Distribution of Slow Pions

- $P_t < 60$  MeV may already be insufficient to reach all SVD Layers
- PXD Hits of slow pions will get lost since no RoI is built
- Recovery mechanism necessary



# Charge of slow Pions with PXD


- Use charge deposit in PXD for different momenta tracks to separate pi from mip



Charge deposit for different momentum

# Algorithm for Recovery of slow pions

- Usage of the NeuroBayes Algorithm to predict Slow Pions by using cluster features
- Training
  - Usage of Simulated Clusters
  - Conducted Offline
- Prediction
  - Usage of Detector Data




# Cluster Data used for Recovery

- Charge deposition of Clusters can be supplemented by additional Information
  - Additional information about the charge in a cluster
  - Spreading of clusters in the PXD
  - Features have different impacts on the result

Cluster Feature	Importance
Total Charge	1st
Standard Deviation	8th
Maximum Pixel Charge	5th
Minimum Pixel Charge	3rd
Length in Z	4th
Length in Phi	6th
Total Length	2nd
Number of Pixels	9th
PXD Layer	7th



# Sample used for NeuroBayes Training

- The Pion Sample covers the transversal impuls of pions not reaching the outer Layers
- Background includes QED, Touschek and Coulomb



# NeuroBayes Performance


- NeuroBayes achieves good Signal Efficiency and Background Rejection Ratios for pions with  $P_t < 65$  MeV





# Using the NeuroBayes at the PXD

- Algorithm needs to handle the data rates
  - Usage of FPGAs with guaranteed Throughput
- Needs to be placed close to the readout of PXD
  - FPGAs of DHH has free resources



# Challenges for the Implementation on FPGA

## ■ Performance

- Interface is clocked with 200 MHz
- 1 Cluster / Clock Cycle has to be able to be achieved

## ■ Resources

- 30 % of the CLBs available
- 50 % of the DSPs available

## ■ Quality

- Output of FPGA Implementation cannot differ to much from Software


# Cluster Processing Pipeline

- Incoming Clusters are passing through a processing pipeline
  - Protocol Handling for the Interface to the DHH's Clustering
  - Computation of Cluster Features for the NeuroBayes
  - NeuroBayes Expert makes the decision and passes it to the output interface



# Overview of NeuroBayes on FPGA

- The NeuroBayes Expert consists of 4 major components
  - Binning of the Cluster Features
  - Preprocessing by using CDF
  - Zero-Iteration done by vector multiplication
  - Cut on the Output





# Conversion to Fixpoint

- Original NeuroBayes Algorithm uses Floating Point
  - Usage on FPGA requires more resources and impacts latencies
  - Transformation to fixpoint is more efficient, but impacts the quality
  
- Quality of a Fixpoint implementation's Output depends on the used bitwidth
  - Higher Bitwidth equals higher consumption of Resources, while increasing Quality
  - DSPs have  $25 \times 18$  Bit Inputs

# Evaluation of Fixpoint Implementation

- Usage of 25\*25 Bitwidth results in no difference of output to floating point implementation
- Difference is small for 25\*18
  - Most resource efficient configuration for multiplication
  - Difference is at  $1.5 \cdot 10^{-5}$



# Evaluation of Performance

- Computation of the Algorithm takes several clock cycles
  - Performance requirements cannot be met
- Usage of Pipelining throughout the implementation
- Fixpoint Vector Multiplication is the critical path
  - High Frequency through usage of cascading DSPs

Component	Latency	Frequency
Cluster Feature	1 cycle	446 MHz
Preprocessing & Binning	1 cycle	446 MHz
Vector multiplication	9 cycles	350 MHz
Cut	1 cycle	446 MHz
<b>Total</b>	<b>12 cycles</b>	<b>350 MHz</b>

# Ressource Consumption

- Critical Path for CLBs in the implementation is the Binning and Preprocessing
  - Mostly Usage of Look Up Tables
- Usage of DSPs for vector multiplication makes life easier
  - 50 % of DSPs are still available
  - Each multiplication needs one DSP

Ressource	Demand	Constraint
DSP	3,125 %	< 50 %
CLB	~ 2 %	< 30 %



# Simulation



Result of Software is:  
0000001110100011110010001 -> slow Pion Cluster  
(S)DDD,DDDDDDDDDDDDDDDD

Cluster Feature	Value
Total Charge	425
Standard Deviation	49
Maximum Pixel Charge	135
Minimum Pixel Charge	23
Length in Z	2
Length in Phi	2
Total Length	1
Number of Pixels	4
PXD Layer	2

# Summary

- Recover slow Pions using FPGAs near PXD
- FPGA-Implementation is sufficient
  - Quality : Difference  $< 1.5 \cdot 10^{-5}$
  - Throughput : 350 Mio Cluster per seconds
  - Resources : ~ 2 % CLBs , ~3 % DSPs
- Integration into DHH

# Demo