

Ideas on Module Slow Control


C. Marinas University of Bonn

F. Lütticke, L. Germic, C. Koffmane, R. Richter, I. Peric, M. Ritzert

cmarinas@uni-bonn.de

The DEPFET Ladder






cmarinas@uni-bonn.de

2


Off-module Data Flow






PXD6 Module





Test Beam Slow Control Exercise








CO₂ Cooling Plant







- Connected (only) to the SVD
- Additional close loops with heaters for tuning

Temperature Stability





Environmental Monitors






PXD Power Supply


	20K		versupply Dverview		ERROR				Duch	Aulo .
		ENABLED	CONNECTI CONNECTI	ED I	NITIAL		OVP THERM UPS	AL	X	P
			Set Current	Set Voltage	Regulator Status		age at ulator	Volta	J. L.	1111
		NOT_USED_1	0 mA	0 mV		1	0 mV		0 mA	
	156	NOT_USED_2	0 mA	0 mV		1	0 mV		0 mA	
1.12	1.000	NOT USED 3	0 mA	0 mV		1	0 mV		0 mA	
		NOT USED 4	0 mA	0 mV		î	0 mV		0 mA	
and the second se		NOT USED 7	0 mA	0 mV		ô	3 mV		1 mA	
		NOT_USED_8	0 mA	0 mV		0	9 mV	1 mV	6 mA	
a day a second second second		buffer	20 mA	2200 mV	[1	2215 mV		8 mA	
		bulk	10 mA	17000 mV		1	17027 mV		0 mA	
		ccg clear-off	10 mA	5000 mV 10000 mV		1	5234 mV 10225 mV	5009 mV 9990 mV	0 mA -10 mA	
And the second second second		clear-on	50 mA	19000 mV		1	19304 mV	19029 mV	12 mA	
100 10 10 10 10 10 10 10 10 10 10 10 10	-106	dcd-amplow	400 mA	350 mV		ĩ	414 mV		-322 mA	
		dcd-avdd	900 mA	1900 mV	1	1	2768 mV	1907 mV	874 mA	
and the second		dcd-dvdd	600 mA	1800 mV		1	2516 mV		509 mA	
A CONTRACTOR OF		dcd-refin	100 mA	1050 mV		1	1447 mV	1052 mV	72 mA	
Land Suite Hand		dhp-core dhp-io	200 mA	1200 mV 1800 mV		1	1622 mV 2199 mV	1196 mV 1795 mV	92 mA 57 mA	
COMPANY OF A DECK OF A DECK		drift	20 mA	4000 mV		1	4003 mV	4029 mV	0 mA	
A REAL PROPERTY OF A READ REAL PROPERTY OF A REAL P		gate-off	20 mA	10000 mV		ō	9003 mV	9003 mV	13 mA	
the second se		gate-on	20 mA	2550 mV		1	2782 mV		-8 mA	
		hv	10 mA	-12000 mV		1	-12046 mV	-54 mV	0 mA	
A CONTRACTOR OF A CONTRACTOR	50	polycover source	20 mA 70 mA	4900 mV 7000 mV		1	4902 mV	4919 mV	-2 mA	
A CONTRACTOR OF A CONTRACT OF		sw-dvdd	100 mA	1800 mV		1	7361 mV 2042 mV		40 mA 12 mA	
		211 21 22	1 100 1104	2000 1110			2042 1110	1004 1114	44 1114	
and the second se										
A REAL PROPERTY OF A REAL PROPER		_		c						
and the second second		• F	PICS int	ertace	ב					
Contraction of the local division of the loc		-			-					
			nterlock			line		` +		
	10	• Ir	nteriock	΄ ΤΟ (($)_{1}$	ninc	nlar ז	זר		

cmarinas@uni-bonn.de

Test Beam Slow Control Exercise



Data Quality Monitoring - BonnDAQ



Data Quality Monitoring - BonnDAQ



0.9

0.8

0.7

0.6

0.5


0.4

0.3

0.2


0.1

0



DEPFET





DEPFET Sensor

Online Monitor / Data Quality Monitoring Hit maps for each module. Pedestal distribution and noise maps. Masked pixels

Irradiation: Voltage shift threshold compensation (3 areas). Through the pedestals? Through the Source current?

Time series of quantities: Temperature, humidity, voltages and currents.

GUI for shifter with basic information (full access for experts).

Which pedestal distribution goes with which run?

cmarinas@uni-bonn.de

DCD

DCD




DCD Calibration curves (Internal current sources or SMU on DHH) INL, DNL, Gain, noise, dynamic range, pedestal distribution Time series of quantities: Voltages and currents, power consumption

Initialization files and (offset) DAC values To be stored together with the run information

cmarinas@uni-bonn.de

DHP





DHP

Store DACs and pedestal distribution

Raw frame data processing for pedestal calculation.


Temperature. Switcher sequence. Error counters (single/double flips)

cmarinas@uni-bonn.de

 \rightarrow Dedicated talk by Leo Germic

Switchers





Switchers

Storage configuration (readback?)

Sampling mode (single sampling or gated mode)

6 Switchers in groups of 2 \rightarrow Supply voltage (Gate and ClearGate)

Supply voltage (Clear)


cmarinas@uni-bonn.de


Hybrid 6 Optimization






- Non irradiated
- Wider distribution than dynamic range of ADC
- Not all pixel "work" at the same time
- Known issues from wafer tests + glueing ADC RAW and with CM corr (Mod11)





Dynamic DAC Compensation


- Idea: Fold pixels with too low value back into dynamic range
- Realized by three switchable current sources. Size of LSB is set by DAC value
- Final Task: find best value for
 - 30k Offset DACs
 - Global DAC
 - Subtraction DAC
 - ~10¹⁸⁴²⁴ settings
- First:
 - Basic function tests
 - Find workaround for DHP Issues






DAC Output: DACs off






DAC Output: Normal acquisition





DAC Output: Programmed Memory






Programmed pattern

cmarinas@uni-bonn.de

Optimize DAC Settings

Load constant DAC values into memory

- Change VPDAC value
- For each VPDAC value:
 - Optimize DAC Values to be as close as possible to a certain pedestal value
 - Alternative: try to get pixel to be below certain high threshold while enforce to have them in dynamic range
- Find best solution in VPDAC target pedestal space
 - Ignore bad Pixel!
- Possible 2nd step for fine tuning





Quality Criteria




• Criteria:

- Distribution width or sigma
 - Optimization can go wrong. All pixel at max or min value is a nice small distribution. -> additional logic needed.
- Number of Pixel out of dynamic range
 - Not good for final optimization. Very different settings yield the same quality.

Convolution of multiple criteria

- Normalized sigma + normalized bad pixel count
- Sigma/# good pixel





cmarinas@uni-bonn.de

Results




- Normalized sigma + normalized bad pixel count
- Not optimal yet





Timing and Mapping






Offset DACs finally in operation

- Automated data taking
- Calculation
- Uploading of right settings
- Mapping and timing settings

Corrected Pedestal Distribution





Pedestals homogenized with DACs in operation and coarse tunning

cmarinas@uni-bonn.de

Test Beam VXD DAQ Structure

