

DHH System

Dima Levit

Physik Department E18 - Technische Universität München


Max Planck Institut für Physik München
September 24th, 2014

supported by:
Maier-Leibnitz-Labor der TU und LMU München,
Cluster of Excellence: Origin and Structure of the Universe,
BMBF




Bundesministerium
für Bildung
und Forschung






DHH - Data Handling Hybrid



Data processing

Slow Control



- 40 DHH and 8 DHC modules



DHH


- ✓ 4 x 1.52 Gbps Aurora 8b / 10b data lines.
- ✗ Buffering in 4 GB DDR3 memory. Max. latency 5 s.
- ✓ DHH framing: event/error information.
- ✓ Pipelined cluster reconstruction.
- ✗ Neural network based cluster shape analysis.

DHHC


- 5 6.25 Gbps incoming links, 4 6.25 outgoing links
 - sub-event building
 - data rate averaging
- Decision on sub-event distribution to ONSEN modules done in LUT

Data processing

Slow Control



- Slow control over Ethernet
- PXD ASICs configuration over JTAG
- DHH control over IPBus



- **Logical level:** EPICS IOC
 - JTAG registers model
 - bitstream generation
- **Transport level:** IPBus
- **Physical level:** JTAG player in DHH FPGA
 - bitstream execution



ASICs

- ✓ Configuration over JTAG
- ✓ Programming of the DHPT memory to update pedestals / offset DACs for DCD (define dynamic range of the ADC) / switcher sequence:
 - slow access over EPICS
 - fast write access over custom UDP protocol bypassing EPICS
- ✓ Periodical update of the configuration registers
- ✗ Monitoring of the temperature sensor

DHH/DHHC

- ✓ Module configuration at the beginning of the run
- ✓ Environment monitoring
- ✓ Monitoring of the data read out
- ✓ Control over current mirror (source) for DCD calibration
- ✗ Interface to PS for automatic power-up sequence




- ✗ Data flow control
 - collecting and monitoring of data processing statistics
 - monitoring of the buffer fill levels
 - recovery of data flow faults
 - visualisation in CSS GUI
- ✗ Updating sub-event distribution LUT in DHHC
- ✗ High level negotiation with triggering system (e.g. if buffers are almost full)
- ✗ Calculation and loading of pedestals / offset DACs. Management of the pedestals memory.
 - triggering full frames
 - receiving full frames from event builders / ONSEN
 - calculation of pedestals / offset DACs
 - programming over JTAG

dhh0

DHH ID:

- DHP Channel Up
- DHP PLL locked
- DHHC Channel Up
- DHHC PLL locked
- GTX Synchronized

Enable trigger 

TLU

Max bits

TS2TUDEL

TS2ADEL

Clock slow down factor

Use BUSY from script

DHP Trigger

Trigger width

Trigger delay

FCK Length

Timeout

FCK strobe width

Invert Trigger

Statistics

- DHP data counter 0.0
- DHP frame counter 0
- DHP data rate 0 Bps
- Trigger counter 0
- Trigger rate 0
- Missing triggers 0
- Missing trigger rate 0
- ONSEN data counter 0 B
- ONSEN frame counter 0
- ONSEN data rate 0 Bps
- Temperature 49.27 C

Other settings

RXEQMIX

TCK Divider