

CMOS Preamplifier Development for PPC HPGe Detector

Zhi Deng

*Department of Engineering Physics,
Tsinghua University*

Oct. 22, 2015

**Symposium of Sino-German GDT Cooperation
Ringberg Castle, Germany, Oct.19-24, 2015**




中国锦屏地下实验室
China Jinping Underground Laboratory

Outlines





- Introduction
- Circuit Design
- Preliminary Test Results
- Summary

Introduction

- Possible readout scheme for CDEX-200




- Noise keeps going down in the last years



- Best results of **~60eV** FWHM noise achieved by JFET preamp for PPC HPGe
- Noise needs to be further reduced by at least 4 times

Towards Sub-10e ENC

- ENC decreases with the input capacitance C_{in}



$\sim 0.5\text{pF}$



$\sim 0.1\text{pF}$



$$C_{in} = C_d + C_{stray} + C_f$$



For a 1kg ppc-HPGe crystal with 0.5mm diameter needle, the connection capacitance is **1.38-1.69pF** for 6-15mm length

- With smaller C_{in} ...

Without any filtering

Capacitance/Farad	kTC noise/e
1a	0.4
10a	1.26
100a	4
1f	12.6
10f	40
100f	126
1p	400
10p	1260

With optimum filtering

$$ENC_{sw+p,opt}^2 = 16kT \sqrt{\frac{a_1 a_3 \gamma C_{in} \tau_e}{R_p}} \propto \sqrt{C_{in}}$$

$$ENC_{sf,opt}^2 = 4a_2 K_F C_{in}$$

For $C_{in}=2\text{pF}$:

$$ENC_{sw+p,opt} \sim 5e @ I_D=1\text{pA}, T=77\text{K}, \tau_e=10\text{ps}$$

$$ENC_{sf,opt} \sim 14e @ K_F=10^{-25}\text{J}$$

- What if $C_{in} \rightarrow 0.1\text{pF}$?

For $C_{in}=0.1\text{pF}$:

$ENC_{sw+p,opt} \sim 2.4e$ @ $I_D=1\text{pA}$, $T=77\text{K}$, $\tau_e=10\text{ps}$

$ENC_{sf,opt} \sim 3.1e$ @ $K_F=10^{-25}\text{J}$



$ENC_{total} \sim 4e$

HOW?

- Cannot simply reduce the point electrode size
- Pixelating the point contact
- Reducing the interconnection

- More advanced CMOS process


$$ENC_{sw+p,opt}^2 = 16kT \sqrt{\frac{a_1 a_3 \gamma C_{in} \tau_e}{R_p}}$$

τ_e decreases with technology generation and hence ENC_{sw} can be reduced with more advanced process

$$ENC_{sf,opt}^2 = 4a_2 K_F C_{in}$$


Different story for 1/f noise:

K_F deteriorates with technology generation, especially for PMOS transistor (becoming surface channel device)




Circuits Design



- Architecture




- Noise optimization (simulation results)



- Output stage




$T_r \sim 10\text{ns}$ @ 50Ω // 100pF



50Ω // 100pF , 5-50fC input



Pullia A, Zocca F. IEEE NSS Conference Record 2009

- Layout with on-chip decoupling



Preliminary Test Results

- Setup




- Basics




Bias = 105uA

Leakage current = 6.9fA @ R.T.

- Rise time



30 cm cable




300 cm cable

- Preliminary noise test results



Shaping time (us)	Output(V)	Noise(mV)	ENC(e)
0.5	0.843	3.4	226
2	6.25	24.2	215
8	2.81	17.3	346.5

- Low frequency noise



- After removing some decoupling capacitor

Shaping time (μs)	Output(V)	Noise(mV)	ENC(e)
0.5	0.259	1.33	128
2	0.482	2.54	132



Microphonic noise due to the piezoelectric effect of the ceramic capacitor

Summary

- Sub-10e ENC may be achievable by CMOS preamp, even for 1-2pF capacitance detector. It can be further reduced to $<5e$ if we can reduce the input capacitance down to $\sim 0.1\text{pF}$.
- The new version prototype preamp has been developed and tested. The measured ENC ($\sim 130e$) was much higher than the simulation results ($\sim 7e$) and we believe it is most likely due to the PCB design and some passive components.