

1





Gated Mode Pedestal Analysis





Hybrid Board H4.1.07



Switch the DEPFET into gated mode:

- > change the clear voltage to high and keep the gate in off state
- Laser pulse is controlled by a Trigger (TLU plus Pulse Generator)



- To evaluate if the gated-mode works, readout of 8 consecutive DEPFET frames for each trigger
- Experiment A: "Signal Charge Storage"
 - \blacktriangleright Laser impinges on DEPFET pixels in sensitive mode \rightarrow hit pixel collects charge
 - Enter gated mode, measuring charge in reference frame
 - \blacktriangleright Goal: no charge loss from internal gate to clear
- Experiment B: "Junk Charge Generation"
 - > Laser impinges on DEPFET pixels in blind mode \rightarrow internal Gate is shielded
 - Exit blind mode in consecutive frames
 - \rightarrow Goal: hit pixel collects **no** charge from laser into internal gate



Gated mode with read-out



Enabling Gated Mode with read-out:

- SwitcherClk on high level & continues running, falling edge of StrG
- Clear changes to high level immediately on non-active channels
- Rolling shutter mode continued, no clear on activated channels

4



Experiment A: *Signal Charge Storage*

г- і	Frame n	Frame 0	Frame 1	Frame 2	Frame 3	Frame 4	Frame 5	Frame 6	Frame 7
I I	Normal	ReadnoClear	ReadnoClear	ReadnoClear	ReadnoClear	Gated Mode	Gated Mode	ReadnoClear	Read & Clear
 	sequence		neadhociean	+ Laser	neauliocleai				





Gated Mode with RO – Signal Charge Restore



5/11/2015

6



Experiment B: Junk Charge Generation

Frame n	Frame 0	Frame 1	Frame 2	Frame 3	Frame 4	Frame 5	Frame 6	Frame 7
Normal	ReadnoClear	ReadnoClear	Read & Clear	Gated Mode	Gated Mode	Gated Mode	ReadnoClear	ReadnoClear
l sequence	+ Laser	Nedunocical			+Laser			





Gated Mode with RO – Junk Charge Generation



8



Trouble in paradise...

Map Frame 0







9



<mark>de</mark> f 101 for 4.2 Get 5.0 for 5.0 for 5.5 for 100 for 100
1999-998-998-99-998-949-948-948-948-948-9



Extract from the DCD-Bv4-Pipeline Reference Manual:

"Internally, the algorithmic ADCs start converting the input currents and the digital processing pipeline are filled with their output values. **191** clock cycles later (DCDv2: **171**), the first valid byte of data can be read at the DOX[7:0] bus."

...the difference translates to a delay of exact 80 columns



Are there some shorts between matrix rows?





Gated Mode with Read Out – all Frames



Gate Mode with RO 1600ns during frame 3, Gate Off = 3V, Clear On =18V



Subtracted Charge Distribution (1 - 2)



Pedestal subtraction Map (1 - 2)









Subtracting Distribution Frame 1 – Frame 4

Pedestal subtraction Map (1 - 4)-50 Charge (ADU)

Pedestal subtraction Map (1 - 4)









Gated Mode with RO – 1200ns

Gating of the first 8 switcher channels starts about 125ns after frame starts FF0 → switches on BoostGated at falling edge of StrG (25ns) FF1 → Gated Mode after next StrG (100ns)





Gated Mode with RO – 400ns

File	e Vertical	Timebase	Trigger	Display	Cursors	Measure	Math	Analysis	Utilities	Help		Undo M
						. Mirimi	n		ni vijeva konstan		clear16	
									-+ + + +			
¥	n first direction of the second			ell constants	nd, dalanda da dagi karanga Angela yang mangang mang	nan share	men./		de kristensen		Burgang na 1922 and althe anno 1922	lacyddilynn Llandaraulu
 ₽	 01) CZ	DJ M1	gate16	10000 June 10000	1/10-10-14-14 M3	M4				""""""""""""""""""""""""""""""""""""""	imebase -200 ns) Trigger	6309
I † Ay	5.00 ∨ -20.90 ∨ 9.41 ∨ ↓ 9.42 ∨ † 10 m∨ ∆y Croy	5.00 V -12.20 V 25.26 V ↓ 24.93 V ↑ -320 mV ∆y	5.00 V 100 ns 9.81 V 9.83 V 30 mV	5.00 100 ↓ 25.00 ↑ 25.00 Δy -300	0∨ 50 Ins 1 4∨↓ 9 1∨† 10 m∨_∆y 50	5.00 ∨ 00 ns 9.67 ∨ ↓ 9.25 ∨ † 30 m∨_∆y →	5.00 ∨ 100 ns 25.64 ∨ 25.33 ∨ -310 mV			1	100 ns/div Stop .00 kS 1.0 GS/s Edge (1= 262 ns ΔX= 180 ns (2= 442 ns 1/ΔX= 5.56 MHz 18.02.2015 11	1.40 V Positive 48:39



Gated Mode with RO 1200ns – all Frames





Three methods of pedestal and common mode correction:

- > Pedestal \rightarrow offline CMC
- > Offline CMC → Pedestal
- > Analog CMC → Pedestal → offline CMC



$\mathsf{Pedestal} \rightarrow \mathsf{offline} \ \mathsf{CMC}$



Gated Mode with RO – 1200ns



Offline CMC → Pedestals





Analog CMC \rightarrow Pedestal \rightarrow offline CMC





- DCDPP provides an analog CMC which can be switched on and off by software
- Noise increases when analog CMC is on



Noise Distribution Comparison



- Gated mode can be applied with SWBv2 in a fast way (has to be confirmed for the capacitive load of a large matrix)
- Significant change of pedestals during the gated mode
 - > For the gated mode with RO: how to handle data in DHPT?
- Analog CMC seems to improve the pedestal variation (on a small increase of noise)
 - Analog CMC is also important to correct for inhomogeneous irradiation along z



Thank you for your attention



Back-up Slides



Test Sequence



Test Sequences

			16-bit program code	Address	Seque	nce	#4:tr	igger.#3:StrC.
	Program RAM: contains all information		00000001000000	128	Read &	& Clear	#2:	StrG,#1:Clk
			00000010000000	256	Read r	no Clear		
	sequences have to be		000000110000000	384	Read r	no Clear + Laser		0,0,1,0
	run through →endless loop until stop		00000010000000	256	Read r	no Clear		0,0,1,0
			00000100000000	512	Gated	Mode		0,0,1,0
			00000100000000	512	Gated	Mode		0.0.1.0
			000000100000000 512 Gated Mode		Mode	0.0.1.0		
		L	00000010000000	256	Read r	no Clear		0,0,0,0
				1				0,0,0,0
						Sequence	RAM:	0,0,0,0
						contains all Tr	igger, Clk,	0,0,0,0
						StrG & S	StrC	0,0,0,0
						information	n for the	0,0,0,0
						whole sequ binary fo	ence in rmat	ł

- > FPGA sequentially reads binary code and translates it into microcode
- > same clock as for DCDB pipeline
- > extra start-up sequence resets SwitcherB & prohibits DCDB RO during this time



Comparison Pedestal Map R&C - Gated



Pedestal Reference Frame (1)

Pedestal Compared Frame (4)



Comparison of Pedestal Map with normal mode after Gating (Frame 1 vs Frame 5)



Pedestal Reference Frame (1)

Pedestal Compared Frame (5)







Subtracting Distribution Frame 1 – Frame 5

Pedestal subtraction Map (1-5)





Normal Operation





SwitcherB strobe logic of one channel





Gated mode without read-out: Switcher input





Gated mode without read-out: Switcher output





Gated mode with read-out: Switcher output







Measurements by Felix Müller / Master Thesis

- Charge loss depends on the Clear On and Gate Off voltage
- For Gate Off > 5V there is no charge loss



Gated mode without read-out



one row remains sensitive on noisy bunches

Enabling Gated Mode:

SwitcherClk off, switch StrC to high, StrG continues running

Minimum length of 8 falling StrG



Gated Mode w/o RO – Signal Charge Storage



➤ Laser 1µs, 800mV



Gated Mode w/o RO – Junk Charge generation

