




Gated Mode Pedestal Analysis



Hybrid Board H4.1.07

PXD6 Hybrid Matrix: 32 columns, 64 rows
 PXD9 half ladder: 250 columns, 768 rows



Switch the DEPFET into gated mode:


- change the clear voltage to high and keep the gate in off state
- Laser pulse is controlled by a Trigger (TLU plus Pulse Generator)

- To evaluate if the gated-mode works, readout of 8 consecutive DEPFET frames for each trigger

- Experiment A: “Signal Charge Storage”
 - Laser impinges on DEPFET pixels in sensitive mode → hit pixel collects charge
 - Enter gated mode, measuring charge in reference frame
 - → Goal: no charge loss from internal gate to clear

- Experiment B: “Junk Charge Generation”
 - Laser impinges on DEPFET pixels in blind mode → internal Gate is shielded
 - Exit blind mode in consecutive frames
 - → Goal: hit pixel collects **no** charge from laser into internal gate

Gated mode with read-out




Enabling Gated Mode with read-out:


- SwitcherClk on high level & continues running, falling edge of StrG
- Clear changes to high level immediately on non-active channels
- Rolling shutter mode continued, no clear on activated channels

Experiment A: Signal Charge Storage

Frame n	Frame 0	Frame 1	Frame 2	Frame 3	Frame 4	Frame 5	Frame 6	Frame 7
Normal sequence	ReadnoClear	ReadnoClear	ReadnoClear + Laser	ReadnoClear	Gated Mode	Gated Mode	ReadnoClear	Read & Clear




Gated Mode with RO – Signal Charge Restore




- Laser 400ns, 1V
- GateOff = 8V, Clear On = 18V

Experiment B: Junk Charge Generation

Frame n	Frame 0	Frame 1	Frame 2	Frame 3	Frame 4	Frame 5	Frame 6	Frame 7
Normal sequence	ReadnoClear + Laser	ReadnoClear	Read & Clear	Gated Mode	Gated Mode + Laser	Gated Mode	ReadnoClear	ReadnoClear



Gated Mode with RO – Junk Charge Generation




➤ Laser 1 μ s, 800mV


spot contours since rows sensitive for 100ns

Trouble in paradise...


Map Frame 0



Map Frame 0



Known Culprit – the Aluminium Ring






Maybe it's this one... but not implemented yet!

Extract from the DCD-Bv4-Pipeline Reference Manual:


*“Internally, the algorithmic ADCs start converting the input currents and the digital processing pipeline are filled with their output values. **191** clock cycles later (DCDv2: **171**), the first valid byte of data can be read at the DOX[7:0] bus.”*

...the difference translates to a delay of exact 80 columns

Are there some shorts between matrix rows?




Gated Mode with Read Out – all Frames




Gate Mode with RO 1600ns during frame 3, Gate Off = 3V, Clear On =18V

Subtraction Map Frame 1 – Frame 2

Subtracted Charge Distribution (1 – 2)




Pedestal subtraction Map (1 – 2)




Subtract sum of rows of Frame 1 – Frame 2

Subtraction of charge in a full row (1 – 2)




Subtracting Distribution Frame 1 – Frame 4

Pedestal subtraction Map (1 – 4)




Pedestal subtraction Map (1 – 4)




Subtract sum of rows of Frame 1 – Frame 4

Subtraction of charge in a full row (1 – 4)



Gated Mode with RO – 1200ns

Gating of the first 8 switcher channels starts about 125ns after frame starts
FF0 → switches on BoostGated at falling edge of StrG (25ns)
FF1 → Gated Mode after next StrG (100ns)



C1	D1	C2	D1	M1	M2	M3	M4
5.00 V	5.00 V	5.00 V	5.00 V	5.00 V	5.00 V	5.00 V	5.00 V
-20.90 V	-12.20 V	200 ns	200 ns	200 ns	200 ns	200 ns	200 ns
↓ 9.54 V	↓ 24.79 V	↓ 9.79 V	↓ 19.47 V	↓ 9.57 V	↓ 20.08 V	↓ 11.28 V	↓ 8.80 V
↑ 9.74 V	↑ 10.12 V	↑ 9.82 V	↑ 12.02 V	↑ 9.94 V	↑ 11.28 V	↑ 11.28 V	↑ 11.28 V
Δy 200 mV	Δy -14.67 V	Δy 30 mV	Δy -7.45 V	Δy 370 mV	Δy -8.80 V		

Timebase	-720 ns	Trigger	C3 DC
	200 ns/div	Stop	950 mV
2.00 kS	1.0 GS/s	Edge	Positive
X1=	1.323 μs	ΔX=	-1.200 μs
X2=	123 ns	1/ΔX=	-833.3 kHz


LeCroy

19.02.2015 09:04:44

Gated Mode with RO – 400ns



Gated Mode with RO 1200ns – all Frames





Last 8 switcher channels (not bonded) go off after 1625ns potentially distorting next frame?

Three methods of pedestal and common mode correction:

- Pedestal → offline CMC
- Offline CMC → Pedestal
- Analog CMC → Pedestal → offline CMC


Pedestal → offline CMC

Subtracted Charge Distribution (1 – 6)




Gated Mode with RO – 1200ns

Offline CMC → Pedestals




Gated Mode with RO – 1200ns

Subtracted Charge Distribution (1 – 6)




Analog CMC → Pedestal → offline CMC



Gated Mode with RO – 1200ns


Subtracted Charge Distribution (1 – 6)



Analog Common Mode Correction in the DCDPP

- DCDPP provides an analog CMC which can be switched on and off by software
- Noise increases when analog CMC is on

Noise Distribution Comparison




SUMMARY

- Gated mode can be applied with SWBv2 in a fast way (has to be confirmed for the capacitive load of a large matrix)
- Significant change of pedestals during the gated mode
 - For the gated mode with RO: how to handle data in DHPT?
- Analog CMC seems to improve the pedestal variation (on a small increase of noise)
 - Analog CMC is also important to correct for inhomogeneous irradiation along z

Thank you for your attention


Back-up Slides

Test Sequence




Comparison Pedestal Map R&C - Gated

Pedestal Reference Frame (1)




Pedestal Compared Frame (4)




Comparison of Pedestal Map with normal mode after Gating (Frame 1 vs Frame 5)

Pedestal Reference Frame (1)




Pedestal Compared Frame (5)




Subtract sum of rows of Frame 1 – Frame 5

Subtraction of charge in a full row (1 – 5)




Subtracting Distribution Frame 1 – Frame 5

Pedestal subtraction Map (1-5)




Normal Operation




for gate activation rising edge of StrG has to be after falling edge of SwitcherClk

clear pulse is only working when gate is switched on



PMOS-gate on low = active



SwitcherB strobe logic of one channel




Gated mode without read-out: Switcher input




 clk
 StrC
 StrG
 Trigger


Gated mode without read-out: Switcher output



Gated mode with read-out: Switcher output




Signal Loss during Gated Mode



- Charge loss depends on the Clear On and Gate Off voltage
- For Gate Off > 5V there is no charge loss

Measurements by Felix Müller / Master Thesis

Gated mode without read-out




one row remains sensitive on noisy bunches

Enabling Gated Mode:


- SwitcherClk off, switch StrC to high, StrG continues running
- Minimum length of 8 falling StrG

Gated Mode w/o RO – Signal Charge Storage



➤ Laser 1µs, 800mV

Gated Mode w/o RO – Junk Charge generation



➤ Laser $1\mu\text{s}$, 800mV