


Testing of Readout Electronics for Belle II Pixel Detector

Jakob Haidl, Christian Koffmane,
Felix Müller, Martin Ritter, Manfred Valentan




Pixel Detector – Belle II



- Occupancy of detector ~1%
- Spatial Resolution ~15 μ m

- Two Layers of DEPFET Pixels
- Distance from IP: 14mm, 22mm
- 40 half ladders
- Pixel size (50x55 μ m² and 50x85 μ m²)




Electrical Multi Chip Module – EMCM

Fully functional half ladder without DEPFET


Test

- Technological feasibility
- Probing of Signals & Voltages
- Electrical Performance



Electrical Multi Chip Module – EMCM

4 x DCD
Drain Current Digitizer




Electrical Multi Chip Module – EMCMM

4 x DHP

Data Handling Processor

4 x DCD

Drain Current Digitizer




Electrical Multi Chip Module – EMCM

4 x DHP

Data Handling Processor


4 x DCD

Drain Current Digitizer




6 x Switcher


Electrical Multi Chip Module – EMCM



Electrical Multi Chip Module – EMCMM




EMCM Periphery



Drain Current Digitizer – DCD



Two cyclic Analog Digital Converter (ADC) for each channel

- Receives and digitizes DEPFET currents
- 256 analogue input channels
- 8 digital output buses (32 channels multiplexed to 1 bus)
- Bump bonded (soldered)
- 3240µm x 4969µm




External Current Source






- linear
- low noise
- fast
- $248\mu\text{A}$ in 65000 steps



ADC Transfer Curves



Dynamic Range for Gain Settings




$$G \sim \frac{R_f}{R_s}$$

R_f	R_s	Gain
30k Ω	30k Ω	1
30k Ω	15k Ω	2h
60k Ω	30k Ω	2l
60k Ω	15k Ω	4


2 Bit Offset Compensation

Goal


- Reduce the spread of input currents
- Fit into dynamic range of ADCs



2 Bit Offset Compensation



2 Bit Offset Compensation





Data Transmission – DCD to DHP

8 Data Buses


- 32 channels multiplexed to 1 data bus
- 8 data buses for 256 channels

8 Transfer Lines per Data Bus

- each data line has 8 bit
- 64 transfer lines in total



Sampling Point




Local Delay

- single channel
- up to 15 delay elements

Global Delay

- all channels
- up to 15 delay elements

Sampling Point



Local Delay


- single channel
- up to 15 delay elements

Global Delay

- all channels
- up to 15 delay elements


Delay Space

Global Delays




Dark Blue: correct transmission



Data Transmission – DHP to DHH



15m





Data Transmission – DHP to DHH





- A: Signal Amplitude
- B: Overshoot Amplitude
- C: Overshoot Width



Data Transmission – DHP to DHH





Data Transmission – DHP to DHH



Data Transmission – DHP to DHH



Data Transmission – DHP to DHH



- **EMCM – Half Ladder without DEPFET**
- **ADC Transfer Curves**
 - Dynamic Range for Gain Settings
 - 2 Bit Offset Compensation
 - Data Transmission
 - ADC Settings
- **Outlook**
 - Operation and characterization of a small test matrix on EMCM
 - Final modules will be tested and characterized starting from August