


Testing of Readout Electronics for Belle II Pixel Detector

Jakob Haidl, Christian Koffmane,
Felix Müller, Martin Ritter, Manfred Valentan




Pixel Detector – Belle II




- Occupancy of detector
 $\sim 1\%$
- Spatial Resolution
 $\sim 15\mu\text{m}$

- Two Layers of DEPFET Pixels
- Distance from IP: 14mm, 22mm
- 40 half ladders
- Pixel size ($50 \times 55\mu\text{m}^2$ and $50 \times 85\mu\text{m}^2$)



Electrical Multi Chip Module – EMCM

Fully functional half ladder without DEPFET




Test

- Technological feasibility
- Probing of Signals & Voltages
- Electrical Performance

Electrical Multi Chip Module - EMCM

4 x DCD

Drain Current Digitizer




Electrical Multi Chip Module - EMCM

4 x DHP

Data Handling Processor

4 x DCD

Drain Current Digitizer




Electrical Multi Chip Module - EMCM

4 x DHP

Data Handling Processor

4 x DCD

Drain Current Digitizer



6 x Switcher

Electrical Multi Chip Module – EMCM

4 x DHP


Data Handling Processor

4 x DCD

Drain Current Digitizer


Space for Matrix

→ Test Structures




6 x Switcher

Electrical Multi Chip Module - EMCM




EMCM Periphery



Drain Current Digitizer – DCD

- Receives and digitizes DEPFET currents
- 256 analogue input channels
- 8 digital output buses (32 channels multiplexed to 1 bus)
- Bump bonded (soldered)
- $3240\mu\text{m} \times 4969\mu\text{m}$



Two cyclic Analog Digital Converter (ADC) for each channel




Calibration of ADCs

External Current Source






- linear
- low noise
- fast
- $248\mu\text{A}$ in 65000 steps



ADC Transfer Curves




Dynamic Range for Gain Settings




$$G \sim \frac{R_f}{R_s}$$

Rf	Rs	Gain
30k Ω	30k Ω	1
30k Ω	15k Ω	2h
60k Ω	30k Ω	2l
60k Ω	15k Ω	4


2 Bit Offset Compensation




2 Bit Offset Compensation



2 Bit Offset Compensation




Data Transmission – DCD to DHP



Sampling Point

sampling point
close to flank




Local Delay

- single channel
- up to 15 delay elements

Global Delay

- all channels
- up to 15 delay elements

Sampling Point



Local Delay


- single channel
- up to 15 delay elements

Global Delay

- all channels
- up to 15 delay elements


Delay Space

Global Delays




Dark Blue: correct transmission



Data Transmission – DHP to DHH



15M





Data Transmission – DHP to DHH





- A: Signal Amplitude
- B: Overshoot Amplitude
- C: Overshoot Width



Data Transmission – DHP to DHH





Data Transmission – DHP to DHH



Data Transmission – DHP to DHH



Data Transmission – DHP to DHH



Summary

- **EMCM – Half Ladder without DEPFET**
- **ADC Transfer Curves**
 - Dynamic Range for Gain Settings
 - 2 Bit Offset Compensation
 - Data Transmission
 - ADC Settings
- **Outlook**
 - Operation and characterization of a small test matrix on EMCM
 - Final modules will be tested and characterized starting from August