


# Updates of EMCM Testing

8th Belle II VXD Workshop - 9-11 September 2015 - University of Trieste


J. Haidl, C. Koffmane, F. Müller, M. Valentan

# Setups in HLL



← EMCM Setup (pxdtest2)

EMCM Setup (pxdtest3) →



← Probecard Setup



Fully populated, i.e. 4x DHPT1.0, 4xDCDpp, 6x SwitcherB18v2

## existing (DHPT & DCDpp)

- W17-3 (problems with cooling (jig)) => damaged
- W18-3 (matrix attached)

## irradiated:

- W31-3

## new:

- W18-4
- W31-4 (will move to TUM)

More details: => Database [www.hephy.at/hephydb](http://www.hephy.at/hephydb)

**Please use the database**

## Goal for all setups:

- Common operating system
  - All PCs are running with Scientific Linux 6.x (Bonn, Göttingen, HLL, MPP, (TUM))
- Common folder structure (~/.cs-studio ~/.epics ~/.system-config ....)
  - Installation script: system-installation and system-configuration – settings for own PC can be easily set in an ini-file
  - svn: <https://belle2.cc.kek.jp/svn/groups/pxdonline/epics/trunk/pxd-testsetup/system-config>
- Common connections (PS, DHE) – 1 PC for 1 setup
  - 2 Network cards (Internet & Setup (SlowControl DHE,PS, HS-link))
- Common Software / Measurements & Analysis
  - Python environment
  - svn: <https://belle2.cc.kek.jp/svn/groups/pxdonline/epics/trunk/css/analysis>
  - svn: <https://belle2.cc.kek.jp/svn/groups/pxdonline/epics/trunk/css/dhh>
- Keep track of devices (which device is used in which setup)
  - DataBase <http://www.hephy.at/hephydb>
- Issue Tracker (common discussions, bug report, information etc.)
  - <https://belle2.cc.kek.jp/redmine/projects/pxdhardware>

**Elog Server** (digital log book): <http://elog.mpp.mpg.de/DEPFET/>

Account: valentan@mpp.mpg.de

**Database** (components & transfers/shipping tracking): <http://www.hephy.at/hephydb>

Account: valentan@mpp.mpg.de

## Depfet Twiki

Account: <http://twiki.hll.mpg.de/bin/view/TWiki/TWikiRegistration>

**Redmine** (Issue Tracker FAQ, Bug report, information, etc.)

<https://belle2.cc.kek.jp/redmine/projects/pxdhardware>

Account: KEK Twiki Account, see <https://belle2.cc.kek.jp/~twiki/bin/view/TWiki/TWikiRegistration> (use standard BelleII username and password)

## SVN Repositories:


<https://belle2.cc.kek.jp/svn/groups/pxdonline>

Account: Same as for Redmine / Read-Only: standard BelleII username and password

**Data Server** (Measurements) – work in progress => MPP

# Aurora Scan (1)

Data of the Sensor (DCD) is transferred via 1.6Gbit/s links. The data is transmitted using the Xilinx Aurora protocol.



A: idac\_cml\_tx\_bias


B: idaC\_cml\_tx\_bias\_d

C: pll\_cml\_dly\_sel

The pre emphasis is needed to compensate the attenuation of the high frequency component lost during data transmission.





# Aurora Scan (2) – W31-4 – Half Rate – pxdtest2

~/cs-studio/analysis/aurora\_optimization/aurora\_analyze.py



# Aurora Scan (2) – W31-4 – Half Rate – pxdtest3







~/cs-studio/analysis/aurora\_optimization/aurora\_analyze.py






# Noise measurements

~/cs-studio/analysis/plot\_rawframe\_data.py



W31-3




EMCM W18-3

E07: ARR\_128x16\_ST\_SD\_SCG\_Z075\_TS

128 drains (electrical), 16 row (electrical), no capacitive coupled Cleargate, surrounding Cleargate, 75μm pixel size, Type save (referred to the p+ implant around the clear), 6μm gate length

# Switcher Sequence on EMCM



Matrix should be readout consecutively, i.e. 12 times within 192 rows in order to provide the DCD an input current

# Switcher Sequence

## Simulation of Switcher Signals @ EMCM

### Waveform 1 - SimVision

TimeA = 33,670,146ps

Cursor = 35,270,658ps

Baseline = 0

Cursor-Baseline = 35,270,658ps

- CLks
- update
- SerIn
- StrC
- StrG
- SerOut5=SerIn6
- SerOut3
- SerOut2
- SerOut1
- ClearOn5[0:31] *\*h7FFF7FFF*
- ClearOn5[0]
- ClearOn5[1]
- ClearOn5[2]
- ClearOn5[3]
- ClearOn5[4]
- ClearOn5[5]
- ClearOn5[6]
- ClearOn5[7]
- ClearOn5[8]
- ClearOn5[9]
- ClearOn5[10]
- ClearOn5[11]
- ClearOn5[12]
- ClearOn5[13]
- ClearOn5[14]
- ClearOn5[15]
- ClearOn5[16]


**CLK**  
**SerIn**  
**StrC**  
**StrG**

**SerOut5=SerIn6**

**SerOut1=SerIn2**





**Clear @**  
**Matrix**

**Sw 6**



# Preliminary Matrix (64x32) results

~/cs-studio/analysis/plot\_rawframe\_data.py -matrix




# Preliminary Matrix (64x32) results

DCD			
Channels 0..63	Channels 63..127	Channels 128..191	Channels 191..255
	Hybrid 4.1		
		EMCM	


small matrix (64x32)  
pixels has 16 rows, 128  
drains (4-fold readout)

Mean - Matrix



# Switcher Sequence – row without clear

## Waveform 1 - SimVision




# Consecutively Readout

Matrix is readout consecutively 12 times (frame readout time: **1,68 $\mu$ s**)


Switch off Clear in one row => DCD needs „recovery time“ (=> **+1**)

DEPFET data / DCD memory (raw data) - Matrix format (32. columns)



Row without  
clear **+ 1**

DEPFET data / DCD memory (raw data) - Electric format (256 DCD channels)



Row without  
clear **+ 1**

## Preliminary



IPDAC is required to compensate the pedestal spread

IPDAC is set globally, 0x,1x,2x,3x is set for each pixel individually

- 0x IPDAC
- 1x IPDAC [0,60 $\mu$ A]
- 2x IPDAC [0,120 $\mu$ A]
- 3x IPDAC [0,180 $\mu$ A]


Cannot measure total strength of IPDAC (too strong, covers dynamic range multiple times)

Idea:


- 1) increase IPDAC to shift pedestals to the upper boundary (~250 ADU)
- 2) subtract current by increasing VnSubIn => pedestals will be shifted to (20ADU)
- 3) increase IPDAC to shift pedestals to upper boundary (~250ADU)
- 4) ....

# IPDAC (2bit Offset comp) & IPAddIn & VnSubIn

~/cs-studio/analysis/cs\_add\_sub/cs\_add\_cs\_sub\_analysis.py





**DCD pinmap (footprint)**



same behavior for  
IPDAC and IpAddIn  
=> inhomogeneity in  
VNSubIn?

# IPDAC (2bit Offset comp) & IPAddIn & VnSubIn


~/cs-studio/analysis/cs\_add\_sub/cs\_add\_cs\_sub\_analysis.py



same behavior for  
IPDAC and IpAddIn  
=> inhomogeneity in  
VNSubIn?

# Zero Suppressed Readout

/home/hybrid5/tmp\_Felix/zpdata\_th2.dat



## Python:

**Docstrings => Overview of existing functions, Create Overview**

**Optimize operation of matrix assembled on EMCM**

**DCDpp analogue common mode correction**

**Investigation of HS links (run 4 simultaneously)**

**Gated Mode Tests**

## Priority list:

**[https://docs.google.com/spreadsheets/d/1DINTXRg-sDK\\_V4NK\\_XbjK-bkuMY83rB6lHniHfkV8A/edit#gid=1499142854](https://docs.google.com/spreadsheets/d/1DINTXRg-sDK_V4NK_XbjK-bkuMY83rB6lHniHfkV8A/edit#gid=1499142854)**

**Expect Pilot runs (PXD9 & ASICs) mid of September**

**[https://docs.google.com/spreadsheets/d/155aSvn3mvLV5qWFrh0GnLXhELrkM1Mf4Xqo\\_J7SGIs0/edit#gid=928068883](https://docs.google.com/spreadsheets/d/155aSvn3mvLV5qWFrh0GnLXhELrkM1Mf4Xqo_J7SGIs0/edit#gid=928068883)**