

DHPT1.0/1.1 and PXD9 Tests on Hybrid 5 Systems

9th Belle II VXD workshop 13th-15th January 2016, IFIC Valencia

J. Dingfelder, L. Germic, T. Hemperek, C. Hönig, H Krüger, F. Lütticke, C. Marinas, <u>B. Paschen</u>, N. Wermes

University of Bonn

paschen@physik.uni-bonn.de



- Setups in Bonn
- Hybrid 5 test system optimization
- PXD9 small matrix laboratory test
- DHPT1.1 ↔ DCD communication

paschen@physik.uni-bonn.de

Setups in Bonn



- Setup 1:
 DHH and LMU-PS
 for Hybrid 6 testing
 Setup 2:
 DHH and for Hybrid
- Setup 2: DHH and LMU-PS for Hybrid 5 testing
- Setup 3:

DHH

for debug cart (bonded DHP + FPGA) or needle cart (contacted DHP + FPGA)





Additional DHH for dedicated Switcher/Gated Mode tests requested

paschen@physik.uni-bonn.de

The Hybrid 5





[Hybrid 5.0.06]

wirebond adapters



DHP (Data Handling Processor)

DCD (Drain Current Digitizer) small matrix

(64x32 DEPFET pixels) (16 gates, 128 drain lines)

• Can be equipped with

1 DHP, 1 DCD, 1 Switcher and 1 small matrix

- ASICs are bump-bonded to wirebond adapters
- Connection via 2 Infiniband cables and • one Samtec multipole power connection





Fully equipped Hybrid 5.0.07 (and 5.0.06)



- Two Hybrid 5 boards assembled with by then most recent ASICs (DHPT1.0, DCDpp, SwitcherB) and small PXD9 matrix in October 2015
- Test beam preparation campaign in Bonn with GOE and HLL





Laser pointer on PXD9 matrix (slightly wrong mapping) paschen@physik.uni-bonn.de

Optimization of ADCs



paschen@physik.uni-bonn.de

good channels

- universitätbonn
- Transmission of ADC values disturbed by digital errors (see previous talk by Benjamin)





Delay lines

- Known problem in DHPT1.0: asymmetric delays \rightarrow duty cycle distortion •
 - Worse distortion for higher delays ٠
 - \rightarrow minimize delays for data lines (local delays)
- Global (clock) and local (data) delays work "in the same direction": •











LVDS = Low Voltage Differential Signaling

- LVDS transmitters with one terminal unconnected and one reference for differential receivers
- Possible problems:
 - High/low levels not reached due to long rise/fall times → use higher supply voltages (DVDD)

 \rightarrow use slower clock with DHPT1.0

• Mismatch of Vref w.r.t. logic levels of data lines \rightarrow modify Vref (only Hybrid 5)

paschen@physik.uni-bonn.de





LVDS = Low Voltage Differential Signaling

- LVDS transmitters with one terminal unconnected and one reference for differential receivers
- Possible problems:
 - High/low levels not reached due to long rise/fall times → use higher supply voltages (DVDD)

 \rightarrow use slower clock with DHPT1.0

• Mismatch of Vref w.r.t. logic levels of data lines \rightarrow modify Vref (only Hybrid 5)

paschen@physik.uni-bonn.de



Example of procedure:

- 1: Initial curve after standard delay optimization
- 2: Increase digital supply voltages and RX bias current (DCD-DVDD = 2.1 V)
- 3: Decrease local delay and increase global delay (GD = 14)
- 4: Increase Vref by 27 mV



Radioactive Source Tests



• Setup for source measurements:







CCG: -1 V Clear-low: 3 V Clear-high: 20 V Gate-on: -2.5 V Gate-off: 3 V











New DHPT1.1 on Hybrid 5

- Two Hybrid 5 assemblies with new DHPT1.1 and DCDpp have been assembled (Hybrid 5.0.08, 5.0.09)
- High speed link to DHH is improved (see Leo's talks)
- DCD ↔ DHP communication should be improved due to lower capacitances

paschen@physik.uni-bonn.de

Test Pattern Hybrid 5.0.07 with DHPT1.0 at 76.2 MHz Mercitäthann

Delay scan - W18_3 - asicpair: 1



dcd-dvdd = 1900 mV, dhp-core = 1620 mV

paschen@physik.uni-bonn.de

Test Pattern Hybrid 5.0.09 with DHPT1.1 at 76.2 MHz Mercitäthonn

Delay scan - H5_0_09 - asicpair: 1



dcd-dvdd = 1900 mV, dhp-core = 1300 mV

Comparison of Test Pattern with DHPT1.0 and 1.1

with Vref variation





- Overwrite Vref with a sourcemeter and measure for every point in time of the test pattern for which values the signal flips from 0 to 1 or vice versa
- Emulates sampling oscilloscope when integrating all measurements

paschen@physik.uni-bonn.de

Comparison of Test Pattern with DHPT1.0 and 1.1 with Vref variation





• Edges rise and fall more quickly

paschen@physik.uni-bonn.de



• Hybrid 5 with DHPT and DCD is a valuable device for examining the communication between the ASICs

- DHPT1.1 improves the communication already with the unchanged DCDpp
 - Next step:
 - Irradiation campaign in February

- At low clockspeeds (62 MHz instead of 76 MHz) a small PXD9 matrix could successfully be optimized and read out for the first time on a test beam
 - Next steps:
 - Laser scan with sub pixel resolution for detailed charge collection analysis
 - Gated mode investigation with laser setup

paschen@physik.uni-bonn.de



Thank you

paschen@physik.uni-bonn.de

DHE half rate mode



- half rate DHP \leftrightarrow DHE communication
 - $\rightarrow\,$ DHP doubles all output bits, DHE running at effectively half frequency

