Charge collection of PXD9 Depfets



Charge loss mechanisms Ring pattern Operation windows Recommendations

Charge loss mechanisms vs bias voltages

A reminder: layout outer module large pixels – 85µm x 50µm (4 pixels)





 \mathcal{N}



Test beam bias conditions - normal bulk doping





Very nice !



32

64

column

DEPFET Meeting, Valencia 2016

32

64

column











Only explanation (up to now) :

variations in the bulk doping

Any kind of damage due to polishing, etching or other rotating procedures cannot be repaired by just another backside voltage !

Must be strong and on a short lateral scale



Already observed on DEPFETs produced for the Bepi Colombo mission





Figure 3.3.29.: Maps of the onset voltage of the clear V_{Conset} for two MIXS macropixel matrices and the surrounding 10 IS prototypes with respect to their position on the wafer 35. V_{Conset} is normalized to the minimum value for every die. A concentric structure is visible due to the resistivity variation of the high ohmic float zone silicon wafer material [9].

• with some phantasy







Either we throw the data coming from the ring regions away

or we try to get all regions running

with an adapted bias parameter set

If we increase the bulk doping by 50% - 1.5e13cm-3



Testbeam bias conditions Drain -5V Drift -5V Clear 5V ClearGate -0.5V Back -30V





Saddle point pinchs off the Internal Gate

• No charge collection possible





Charge collected in the Internal Gate







Normal bulk doping at Vnack=-39V





Conclusion: for the test beam bias voltage set:

A local bulk doping increase of 50% cannot be compensated by a more neg. bias voltage

Are there better bias conditions?







Vclear-low = 3V, Vdrift = -7V, Vback = -38V, Nb = 1.5e13cm-3





Charge is pressed to pixel center But does not reach the southern pixel boundary!





Normally doped regions have to run with more neg. backside

Drift path is pushed toward the topside

Electrons could be trapped by ClearGate regions



But contrary to the opld bias conditions we don't see charge loss in the simulations – due to lower Vclear (charge does not go into the Clear)

Charge in the ClearGate Region





Charge should drift slowly to the Internal Gate if Vclear (3V) is not too positve -> no significant loss to be tested

Laser measurements – B. Paschen (Bonn)



10 20 30 40 50

60

multi pixel 20000 single pixel 15000 10000 5000 Single and multi pix cluster multi pixel single pixel 15000 10000 5000 Single and multi pix cluster multi pixel single pixel 15000 10000 5000 100 Single and multi pix cluster multi pixel

single pixel

Single and multi pix cluster



CCG: -1 V Clear-low: 3 V Clear-high: 20 V Gate-on: -2.5 V Gate-off: 3 V

DEPFET Meeting, Valencia 2016

2000 4000 6000 800010000 2000

Rainer Richter, MPG Halbleiterlabor

over a wide

HV range

Good response



Some words according - HV



About 35V of HV drops over the punchthrough structure (this is constant if Iback is in an acceptable range. Another (about) 25-30V is required for depletion of the sensor region Any further increase of HV increases directly Vback of the sensor Keep in mind: a HV change has to be referred to -30V(Vback) not to HV Please use smaller steps for HV optimization (2V instead of 5V) !



More robust charge collection:

Vclear_low has to be lowered from 5V -> 3V (or even lower but look at backside currents)

Vdrift : -5V -> -7V ...

HV scan: in steps of 2V (not 5V)

Parasitic hole channel from Source to Drift /Drain: (subthreshold current but in every pixel of 200.000 pixels, measured on W30-OB1)

VclearGate : -1V -> -0.5V (solves this issue)

Summary



- Charge collection inefficiencies has been observed in the November testbeam
- Reason is most likely a significant localized increase of doping shaped in small concentric rings
- -Do we find a set of operation voltages where these ring do not harm? 3d simulations and measurements (see Benjamin' s talk) suggest that this is possible
- But we don't yet know the full picture ... some other areas or wafers !
- A new bias voltage set is proposed.