



DHPT 1.1 Testing




Leonard Germic
Carlos Marinas, Hans Krüger, Norbert Wermes
University of Bonn
ボン大学





Changes from DHPT1.0 to DHPT1.1


Setup and test environment check




Results

Changes from DHPT1.0 to DHPT1.1

Setup and test environment check



Results




Serializer Bug

Serial Link (CML Driver) improvement

LVDS RX (no hysteresis)
/ IO buffer delay

Changes from DHPT1.0 to DHPT1.1

Setup and test environment check




Results

PC
(EPICS - DHH software)

TTI PSU
(DHH, DHPT VDD,
DHPT DVDD, FPGA VCC)

DHE

2x TWP (10m Infiniband cable)




Voltages not sensed

VDD (*here DHPT 1.0)
1.68V


DVDD (*)
1.84V

DHE
6.2V (on board 5.4V)



Changes from DHPT1.0 to DHPT1.1

Setup and test environment check



Results

Before DHPT 1.1 has been tested a DHPT 1.0 has been
tested as reference

Digital checks for DHPT 1.1:

Jtag communication DHE & DHPT



Memory tests



Link established



(down to VDD 1.25V !unsensed!)

No do_cc dependence anymore

(clock compensation for aurora protocol)

CML driver parameter space improved



Large area with stable link (see next slide)





CML driver

Scan over parameter space
IBIAS, IBIASD and pll_cml_dly

Without RXEQMIX usage (no receiver equalizing)

Examples for $\text{pll_cml_dly} = 0$ and $\text{GCK} = 62.5 \text{ MHz}$





CML driver

Scan over parameter space

IBIAS, IBIASD and pll_cml_dly

Without RXEQMIX usage (no receiver equalizing)

Examples for $\text{pll_cml_dly} = 0$ and $\text{GCK} = 76.23 \text{ MHz}$ 

- For further verification (DHPT & DCD interface) test boards (Hybrid 5, DHPT standalone board, etc) are necessary!
- Signal integrity with final DAQ chain, i.e. Kapton + PatchPanel + Transmission line in order to investigate the margin of the CML driver working point



Thank you