



PXD9 Pilot Module Summary of Measurement Campaign of Pilot Module

PXD Belle II SeeVogh – December 08, 2015

Felix Müller, Christian Koffmane for the Testing Crew





	2630. Oct	26. Nov	9.13. Nov	1620. Nov	2327. Nov	30. Nov - 4.Dec.	Dec. 7th	
CW	44	45	46	47	48	49	50	
HLL (pxdtest2)	sampling point scan pedestal/noise all DCDs			increase to nominal freq.	gated mode	PXD9 SeeVogh Meeting		
				DHPT serial link - IBERT/oscilloscope	pedestal compression			
				DCD <-> DHPT (delay)	Cd109 spectrum		Go for PXD9 metallization or agreement on the necessary	
				sampling point scan	Laser spot			
				pedestal/noise all DCD				
				zero suppressed data			changes	
							Technical Board Meeting	
HLL (pxdtest4)			Preparation Gated Mode Test EMCM			Hybrid 7 Testing to verify OF/IB balcony and EOS layout		


PXD9 Pilot Verification Plan - updated



	9.13. Nov	1620. Nov	2327. Nov	30. Nov - 4.Dec.	7. Dec 11. Dec.	14. Dec 18. Dec.	Dec. 2015 / Jan. 2016
CW	46	47	48	49	50	51	47
HLL (pxdtest2)	sampling point scan	increase to nominal freq.	gated mode	PXD9 SeeVogh Meeting	DHPT serial link - IBERT/oscilloscope	Go for PXD9 Alu1 metallization and agreement on the necessary changes Technical Board Meeting Dec. 15th	gated mode
	pedestal/noise all DCDs	DHPT serial link - IBERT/oscilloscope	pedestal compression		Cd109 spectrum Clear voltages / sequence		
		DCD <-> DHPT (delay)	Cd109 spectrum		Common Mode Noise		
		sampling point scan	Laser spot				
		pedestal/noise all DCD					
		zero suppressed data					
HLL (pxdtest4)	Preparation Gated Mode Test EMCM			Hybrid 7 Testing to verify OF/IB balcony and EOS layout			








- Change in the Clear performance between Switcher 3 and Switcher 4
- Non-complete Clear for Switcher 4, Switcher 5 and Switcher 6
- Charge from Cd109 visible in frame n and frame n+1
- Could be improved by changing the length of the StrC signal (32ns)
- Impact of the ClearOn and ClearGate voltages and timing of StrC signal is under investigation








- Change in the Clear performance between Switcher 3 and Switcher 4
- Non-complete Clear for Switcher 4, Switcher 5 and Switcher 6
- Charge from Cd109 visible in frame n and frame n+1
- Could be improved by changing the length of the StrC signal (32ns)
- Impact of the ClearOn and ClearGate voltages and timing of StrC signal is under investigation

Common Mode Noise





- Tail probably still bit-errors in the DCD-DHPT data transmission
- No change of the CM when HV or grounding of the alu jig was modified
- Investigation on the CM when Switchers and DEPFETs are in steady state is ongoing






- Dedicated PXD9 Pilot SeeVogh last week slides distributed to the mailing list and on today's indico page
- We are working on the main open topics
 - CM noise
 - Different Clear performance between Switchers 1-3 and Switchers 4-6
 - Hybrid 7
- Technical board meeting to discuss the results of the PXD9 pilot measurements and the risk if we go ahead with the Alu1 metallization is planned for Tuesday next week



Backup



Cd109 Hitmap – Non-complete Clear

MPG