

DHPT12


Prepared layout for full-analog extraction

Main changes from DHPT11

- Improved power and ground connection in CML TX
- Modified wrong connections between UB_DAC and ESD
- Added additional “AP” layer for VDD_CML and VSS_CML
- Replaced CML output pad: PDB3AC→PDB1AC
- Removed all EM-hotspots in CML and UB_DAC


PLL_CML

UB_DAC



Serial resistance in CML TX


- checked serial resistances of VDD_CML and VSS_CML
- In DHPT11 measurements, 25 Ω for VSS_CML and 5 Ω for VDD_CML



※ M9 is the top routing layer for resistance estimate in Calibre PEX


Serial-Resistance in DAC part

- checked serial resistances of AVDD and AVSS lines



Test bench for CML TX with cable model


- cable model attached to the CML outputs
- pseudo-random input to check only CML block (PLL is not included)



Eye-diagram with extracted model

- extracted simulation with cable model

DHPT12, corner: tt, RC-extract: tt



Eye-opening improves more with optimal bias setting.