

# DHPT 1.1 CML Driver Issues

Hans Krüger

25.2.2016


# DHPT CML Driver

- Changes from DHPT1.0 to DHPT1.1

## DHPT10 CML TX Main driver



DHPT 1.0




06.05.2015, T.Kishishita

## Improved Design Main driver



DHPT 1.1

replaced from "noh\_lvt" to nmos\_rf\_lvt.




21.04.2015, T.Kishishita

- Layout extracted with all parasitic elements
- Current in the main stage expected to be  $\sim 20\text{mA}$  after improvement of the transistor layout
- However measurements on DHPT 1.1 indicated  $\sim 10\text{mA}$  only

# DHPT CML Driver


- Possible explanation: layout extraction underestimated the **parasitic** resistances  $R_{VDD}$  and  $R_{VSS}$  on the power lines



# Measurement of the Parasitic Resistance R\_VDD


- Measure  $V_{HI}$  as a function of  $I_{VDD\_CML}$  by changing  $IBIAS$ 
  - no termination at driver output
  - no data line switching

→  $V_{HI} = VDD\_CML\_local = VDD\_CML - I_{VDD\_CML} \times R_{VDD}$




# Measurement of the Parasitic Resistance R\_VDD

- Measurements indicate a parasitic resistance of about 5 Ohm in the VDD\_CML line
- This is in agreement with the extraction of the parasitic elements of the layout, however this does not explain the loss of drive strength.




# Measurement of the Parasitic Resistance R\_VSS

- Measure V\_IBIASD\_PAD as a function of I\_VDD\_CML by changing IBIAS, no termination at driver output
- $V\_IBIASD\_PAD = VSS\_CML\_local + const = VSS\_CML + I\_VDD\_CML \times R\_VSS$




# Measurement of the Parasitic Resistance $R_{VSS}$

- Measurements indicate a parasitic resistance of about 36 Ohm in the VSS\_CML line
- This is **not in agreement** with the simulation of the extracted layout which also shows ~5 Ohm parasitic resistance



# Issue with the RC-extraction of the layout


- The extraction tool models the silicon substrate as a perfect conductor ( $R_{SUB} = 0$  Ohm) and VSS\_CML ins connected to the bulk with a lot of substrate contacts
- Underestimation of the resistance in VSS\_CML






# Proof of the Explanation

- We removed the substrate contacts in the layout and extracted the parasitics again  
→  $R_{VSS\_CML} \sim 30 \text{ Ohm}$




# CML\_TX Layout toward DHPT12

- vertical connection (M2→M9 for VDD\_CML and M4→M9 for VSS\_CML)
- separate VSS and PSUB for Driver current mirror and switches
- avoid M1 connection between separate circuit blocks



# Serial-Resistance



check the resistance between these points (M9→M4)

VSS\_CML

check the resistance between these points (M9→M2)

VDD\_CML

	Assura, typical	Assura, worst	Calibre, typical
VDD_CML	49.3 mΩ	66.5 mΩ	53.0 mΩ
VSS_CML	114.1 mΩ	151.4 mΩ	115.2 mΩ

$\Delta R_{\text{serial}}$ : ~30% corner dependence, and ~10% between Assura and Calibre

# Summary

- The parasitic resistance in the power lines of the CML driver was underestimated (~5 Ohm as extracted would have been acceptable but the measurements indicated 36 Ohms in VSS\_CML).
- The extraction tool underestimated the resistance of the VSS line because VSS is connected to the substrate which is modeled as a perfect conductor (the real substrate resistivity is 10 Ohm · cm) → full R-C substrate modelling is complicated and usually only done for pure RF circuits
- By the removing the substrate contacts, the extraction tool gives the same parasitic resistance as measured.
- Weak spots in the power line layout have been indicated and fixed.
- During the review of the layout hot spots with too high current densities (→ long time reliability) were spotted and fixed as well

# Outlook

- We are planning a re-submission of the DHPT (→ 1.2) with an improved power layout of the CML driver
- The DHPT 1.1 is still usable for pilot (and PF) module production
- The re-design is the chance to still include changes in the digital part, in case current system test (gated mode etc.) should conclude that.
- Timeline
  - TSMC 65 MPW tape-out dates (11 weeks turn-around time)
    - March 2 (too early)
    - March 30 (possible, if no digital re-design would be necessary)
    - April 27 (possible, still **little time for digital re-design**)
    - June 1 (too late...)
  - DHPT 1.2 available: July '16 (at the latest, constraint by module production)