ASIC Optimization using DEPFET transistors as current source

Harrison Schreeck¹, Philipp Wieduwilt¹, Jakob Haidl², Dr. Benjamin Schwenker¹, Prof. Dr. Ariane Frey¹

 $^1 {\rm University}$ of Göttingen

²Max Planck Institute for Physics (MPP)

May 13, 2016







- ADC curves can be used to identify various ASIC problems caused by false parameters and therefore are a useful tool for the optimization of the ASICS
- There are multiple tests for the ADC curves to identify several possible errors (long codes, bit errors, ...)



Harrison Schreeck (University of Göttingen, ASIC Optimization using DEPFET transistors

• A new test looks for wrong bits in the DCD output (Communication problem DCD-DHP)



DCD-DHP Bit Error Test:

- Output of the DCD is a 8 Bit code
- If one Bit in the output code is wrong, the entry is shifted away from the curve
- From the fit of the curve 'Boxes' can be defined, in which these entries would lie
- 'Boxes' show the result of Bit 0,1,2,... being wrong
- If outliers are found in these 'Boxes' the error flag is set



channel000 dcd-amplow-0500 dcd-refin-0850

DCD-DHP Bit Error Test:

- Output of the DCD is a 8 Bit code
- If one Bit in the output code is stuck, the entry is shifted away from the curve
- From the fit of the curve 'Boxes' can be defined, in which these entries would lie
- 'Boxes' show the result of Bit 0,1,2,... being stuck
- If outliers are found in these 'Boxes' the error flag is set



channel147 toggling bit[-5](ort) INLpp 11.48

- To optimize one module, the number of 'good' channels (i.e. channels with no errors) has to be maximised
 → Ideally the ADC curves of all 256 channels per DCD should be looked at
- There are 3 ways to record an ADC curve:
 - **DCD source**: Internal DCD current source (very slow)
 - **DHE source**: External current source from DHE (faster, problematic noise with PXD9)
 - Gate-On source: Depfet transistor as current source (potentially very fast and low noise)
- **Question:** Does the existing analysis for ADC curves work with Gate-On measurements?

Idea: Use DEPFET drain current I_d as source

$$I_{\rm d} = \frac{1}{2} \frac{W}{L} C_{\rm ox}' \left(f \frac{q}{C_{\rm ox}} + V_{\rm gs} + V_{\rm th} \right)^2$$

W/L = Width/Length of gate q = Charge f = Reduction factor $V_{gs} = Gate-Source voltage$ $V_{th} = Threshold voltage$ $C'_{ox} = Sheet capacitance$ $G_{ox} = Gate capacitance$

 \Rightarrow Drain current can be steered with V_{gs}

Gate-On Measurements

- When the Gate-On voltage decreases, the drain current increases
- Gate-On voltages from

 1500 mV to 0 mV are sufficient to cover the input range of the ADC
- During the measurement one matrix row is activated and a zero suppressed read-out is performed
- All channels can be measured simultaneously



Figure: Plot by F. Lütticke

- For the measurement a Hybrid5 setup was used
- The system was configured with the ConfigDB instead of *.ini files (ASIC settings and PowerSupply voltages)
- Only two column pairs are connected to the matrix (channels 64-191)
- A 2-dimensional sweep over DCD-Amplow (200 mV to 550 mV) and DCD-Refin (700 mV to 1000 mV) was performed
- For comparison the sweep was also done using the DHE current source

DHE vs. Gate-On Measurements

DHE Measurement:

Gate-On Measurement:

channel000 dcd-amplow-0500 dcd-refin-0850

channel064_dcd-amplow-0550_dcd-refin-0925



DHE vs. Gate-On Measurements

Result of an Amplow-Refin sweep on a Hybrid5 system:



Figure: Summary Plots of an Amplow-Refin sweep for a DHE (left) and a Gate-On (right) measurement.



DHE vs. Gate-On Measurements



Figure: Comparison of the noise of the ADC curve for DHE (left) and Gate-On (right) measurement.

Harrison Schreeck (University of Göttingen, ASIC Optimization using DEPFET transistors

Advantages

- All channels can be recorded simultaneously
- $\approx 2-3$ minutes per module (up to 1000 channels)
- DHE: \approx 2 seconds per channel \rightarrow \approx 33 minutes for 1000 channel \Rightarrow speed-up of factor 11 16

Challenges

- Non-Linearity of transistor curve influences ADC curve
 - \rightarrow Some test criteria have to be adjusted

- Gate-On measurements have also been performed on PXD9 Pilot modules
- Data from all 4 ASIC pairs was taken (1000 channels)
- Initial measurements showed a noise problem

channel000 dacipsource-100 dacipsource2-090 dcd-amplow-0400 dcd-refin-0900 dacifbpbias-085 dacvnsubin-013 gain-001





channel003_dacipsource-090_dacipsource2-095_dcd-amplow-0400_dcd-refin-0900_dacifbpbias-095_gain-001





Clamping/Long Code

ource-100_dacipsource2-090_dcd-amplow-0400_dcd-refin-0900_dacifbpbias-085_dacvnsubin-013_gain-001___clam



ASIC 1 ASIC 2 (31.15)(30.14 56 (29.13 (28.12 (27.11)(26, 10)48 (25, 9)(24.8)(23.7)(22.6)Channel inside DCD half-column (21.5)40 (20.4 (19.3 (18.2 (17.1)32 (16.0)ASIC 3 ASIC 4 (31,15) (30, 14)24 (29, 13)(28, 12)(27.11)(26.10)(25.9)16 (24.8)(23.7)(22.6 (21.5)8 (20, 4)(19, 3)(18,2) (16.0)7766554433221100 776 6 5 5 Δ Δ з з 2 1 0 0 DCD half-column

INL_pp (dacifbpbias=95, dacipsource=90, dacipsource2=95, dcd-amplow=400, dcd-refin=900, gain=1)



Harrison Schreeck (University of Göttingen, ASIC Optimization using DEPFET transistors

- Gate-On measurement is much faster than the DHE source measurement
- Existing analysis scripts work with Gate-On measurements
- Linearity of Gate-On measurement slightly worse
- Gate-On measurement most promising method for optimization of the final modules

Thank you for your attention