




Status of SVD Production

SVD Parallel Summary

Christoph Schwanda (HEPHY Vienna)
For the Belle II SVD group

10th VXD Belle II Workshop
September 14-16, 2016, Santander, Spain

Components of the Belle II SVD



SVD ladders

Layer	Ladders (spares)	DSSDs / ladder
6	16 (4)	5
5	12 (3)	4
4	10 (2)	3
3	7 (2)	2

L6 Ladder
(Kavli IPMU)

FWD module

FWD

Origami +z

Origami ce

BWD

Origami -z

47 FW/BW
+ spares
(4)

BWD module

L5 Ladder
(HEPHY)

L4 Ladder
(TIFR)

L3 Ladder
(Melbourne)

FWD module
(Pisa)

BWD module
(Pisa)

Cooling pipe

Cooling pipe


Cooling pipe

SVD ladder production status (as of September 12, 2016)

- Pisa (FW/BW) 100% (85%*) of the backward (forward) subassemblies completed
- Melbourne (L3) 5 out of 7+2 ladders completed
- TIFR (L4) 3 out of now 10+2 ladders completed
- HEPHY (L5) 4 out of 12+3 ladders completed
- Kavli IPMU (L6) 3 out of 16+4 ladders completed

* as of end of August

Ladder production schedule



To be updated

SVD parallel on Wednesday

Welcome	<i>Dr. Christoph SCHWANDA</i>
<i>Santander</i>	09:30 - 09:35
Origami status and shipment plans	<i>Dr. Koji HARA</i> 📁
<i>Santander</i>	09:35 - 09:55
Report from VXD mechanics meeting @ Munich	<i>Dr. Markus FRIEDL</i> 📁
<i>Santander</i>	09:55 - 10:15
Experience with the open CO2 system @ KEK	<i>Mr. Katsuro NAKAMURA</i> 📁
<i>Santander</i>	10:15 - 10:30

Reports

SVD slow control and network configuration	<i>Mr. Christian IRMLER</i> 📁
<i>Santander</i>	11:00 - 11:20
FADC slow/run control software	<i>Mr. Hao YIN</i> 📁
<i>Santander</i>	11:20 - 11:35
Monitors -- slow control integration, interlocks	<i>Prof. Livio LANCERI</i> 📁
<i>Santander</i>	11:35 - 11:50
SVD network layout, cable routing	<i>Mr. Katsuro NAKAMURA</i> 📁
<i>Santander</i>	11:50 - 12:05
Discussion about SVD slow control (definition of the system, layout, responsibilities, schedule)	
<i>Santander</i>	12:05 - 12:45

SVD SC discussion


FADC hardware/firmware status	<i>Richard THALMEIER</i> 📁
<i>Santander</i>	14:30 - 14:50
CAEN PS interface, patch pannel requirements	<i>Francesco FORTI</i> 📁
<i>Santander</i>	14:50 - 15:05
SVD DAQ status	<i>Mr. Katsuro NAKAMURA</i> 📁
<i>Santander</i>	15:05 - 15:20
Discussion on SVD DAQ integration (system layout, responsabilities, schedule)	
<i>Santander</i>	15:20 - 16:00

SVD DAQ discussion

SVD/VXD alignment status	<i>Jakub KANDRA</i> 📁
<i>Santander</i>	16:30 - 16:50
Two side clusters correlaton	<i>Andrzej BOZEK</i> 📁
<i>Santander</i>	16:50 - 17:10

SVD software

Ladder Anatomy (L6 ladder)



DSSDs

- 2 small rectangular (L3)
- 2-4 large rectangular (L4-6)
- 1 trapezoidal (L4-6)

Origami hybrid

Flexible circuit to transmit detector signals to the ladder ends

APV25

Readout ASIC of the strips

FlexPA (PA/PF/PB)

Flexible circuit to transmit detector signals to the APV25

PA0

Flexible circuit glued on the Origami hybrid to transmit n -side detector signals to the APV25

AIREX

Thermal insulator between the DSSD and APV25

Origami Status

- 80 assembled, inspected so far
 - 30 O-Z : 25 class A, 5 e-test fail
 - 27 OCE : 22* class A, 4 e-test fail, 1 e-test fail but repaired
 - * include 12 OCEs with APV3 ch0 noise ~ 2
 - 23 O+Z : 18 class A, 3 e-test fail, 2 OK but minor issue**
 - ** 1 wires bent, 1 soldering to be reworked
- 63 will be assembled with new DISCO thinned chips + chips thinned as a whole wafer
 - 36 O-Z
 - 22 OCE
 - 5 O+Z

Electrical failures in assembled Origami

- Whole analog dead (all 128 chs are bad) : 6.3% (5/80)
 - O-Z130 APV6 (N0), no crack, LV normal
 - O+Z118 APV9 (N3), crack observed, LV low cur.
 - OCE122 APV3 (P3), crack observed, LV low cur.
 - OCE123 APV6 (N0), power OK on chip, LV normal
 - O-Z107 APV5 (P5), discon. at soldered pad, LV low cur.
- A part of chs dead : 10.0% (8/80) (1 repaired)
 - O-Z 3/30 before|after our inspection: 2/17 | 1/13
 - OCE 3/27 before|after our inspection: 3/15 | 0/12
 - O+Z 2/23 before|after our inspection: 0/8 | 2/15
 - Total 8/80 before|after our inspection: 5/40 | 3/40
- Short on PA0 (1 on each)
 - O-Z 4 (117,121,123,146) → to be assembled

Expected Origami readiness at KEK


		O+Z ready@KEK	OCE ready@KEK	O-Z ready@KEK
week				
2016/9/5		18 (3 shipped)	22 (8 shipped)	25 (12 shipped)
2016/9/12	VXD workshop			
2016/9/19	"Silver week"			
2016/9/26				
2016/10/3				
2016/10/10				
2016/10/17	B2GM			+13
2016/10/24				
2016/10/31			+10	
2016/11/7				
2016/11/14				+12
2016/11/21				
2016/11/28				+11
2016/12/5				
2016/12/12				
2016/12/19		+4 +1	+11 +1	
2016/12/26				
2017/1/2	New Year			
2017/1/9				

Numbers in future are before acceptance inspection at KEK
Assumed to resume APV gluing on Sep. 26


Space Around DOCK

- Latest Drawing by Tscharlie


dock space (bwd)



dock space (fwd)




L4 Origami Pipe 3D Bending



Florian

Result




- Left: after 3D bending
- Right: after inlet/outlet bending (manual) and cutting
 - Needs more practicing...

Preparation Test for Brazing

- We can achieve homogeneous heat for (dummy) Streuli using a copper block and acetylene/oxygen burner

778°C
measured
here

Pipe



CO2 cooling system setup at KEK B1




- From 1 CO2 bottle, about 20kg CO2 is available for the CO2 system
 - (actual amount of CO2 inside the bottle is 30kg).
- Currently, once one CO2 bottle gets empty, we have to switch off the CO2 cooling system, connect to another bottle, and then restart the CO2 system.
- In future, we will implement switching valves, which enable us continuous switching the bottles without stop of the system.

Comparison the results with before shipment

Pipe temperature w/ heater


Power Massflow fit




- Results in 2.2 g/s shows good consistency with Lukas's measurement and **a enough cooling power for 100W load**.
- But, Results in 3 g/s and 4 g/s are higher temperature than Lukas's measurement and our 2.2 g/s result.
 - They looks inconsistent with our 2.2 g/s result.

SVD SC

SVD Slow Control System Overview




Network Configuration (Draft)



- First draft, assuming that IOCs are distributed among 2 servers
 - One for FADC related IOCs and a second for the rest (PS, environment, etc.)
- To be discussed
- Remote connection to our machines via bdaq and access gateway

Poorly Covered Tasks

- The following tasks and subsystems are not or just poorly covered
- FOS
 - Same system as PXD, but can we also share IOC?
 - Suppose we can use same IOC, but should run on SVD server
 - Need to implement SVD specific CSS
- Coordination of SC activities → SC group management
 - So far, partly done by myself
 - Will be busy with L5 assembly until summer 2017
- Databases, archiver, gateways, system and network architecture



- **OPI/CSS:** Presents data from the epics network to the user.
- **Epics Net.:** Contains data from all connected IOCs.
- **Epics IOC:** Provides/broadcasts data for the epics network (PVs).
- **C++ Interfaces:** Provides IOCs with updates and processes the given request.

BELLE 2 SVD QM

Control SVDQM

State: **Running**


Request: **Processed**

☒ SVD_CTRL
☒ FADC_CTRL
☒ SVDQM
☒ LV_PS
☒ NTC
☒ DIAMOND


Data: RAW
 Run: Noise run
 Run nr.:

TMP B2RC

Monitor SVDQM



☒ APV25 0
☒ APV25 1
☒ APV25 2
☒ APV25 3



☒ frame 0

Layer Ladder

Sensor Side Plot type **Raw Data**

Sum of errors
 Header errors: 0
 Error bits: 0
 FIFO full: 0
 Frame errors: 0
 Out of sync.: 0

Header errors: 0
 Error bits: 0
 FIFO full: 0
 Frame errors: 0
 Out of sync.: 0

Layer Ladder

Sensor Side Plot type **TRP Data**

Header errors: 0
 Error bits: 0
 FIFO full: 0
 Frame errors: 0
 Out of sync.: 0

Sensor ID

Last B2GM:

- Debugging the DESY build (**on going...**)
- Refactoring the DESY build (**end of August**)
 - ▶ Core implementation of SVD QM (80% finished, 1-2 week)
 - ▶ Core implementation of FADC CTRL
 - ▶ Adapting SNL codes.
- Updating / rewriting OPIs (**end of September, mid October**)
- Forwarding warning and error msg to Belle II RC. Internal interface is already implemented. (If there is an interface on Belle II RC side, few days...)
- Configuration databases (**unknown need discussion**)


Current state

- **Finished** debugging DESY build.
- **Finished** refactoring C++ implementations, few minor tweak left (configuration)...
- **Finished** msg logging to CSS, using the C++ implementation provided by M. Ritzert.
- Implementing BOY widget for specific tasks needed by SVDQM and FADC CTRL OPI (**ongoing, end of october**).
- Move local file bases configurations to database (**not started yet**).
- Implement alarm system, need responsibility definition between Slow Control and Belle II DAQ. (**not yet started**)

A discussion important point: What kinds of plots do you expect to see on SVDQM (shifter and/or expert interface)?

Mon./Intlk. Integration in Slow Control

Livio Lanceri



Summary of commissioning at KEK

Livio Lanceri

Commissioning at DESY/KEK - summary	2016												2017												2018														
Item	6	7	8	9	10	11	12	1	2	3	4	5	6	7	8	9	10	11	12	1	2	3	4	5	6	7	8	9	10	11	12								
SuperKEKB Phase 2																																							
SuperKEKB Phase 3																																							
DESY beam test, BEAST Phase 2 assembly																																							
BEAST Phase 2 installation at KEK																																							
SVD Ladder Mount																																							
PXD ready/delivery to KEK																																							
VXD integration, commissioning & installation																																							
Commissioning at DESY/KEK - summary																																							
Phase 2 Rad.Mon.installation & commissioning - KEK																																							
Phase 2+3 Rad.Mon.signals from/to SuperKEKB, cabling																																							
Phase 2+3 Rad.Mon.signals from/to SuperKEKB, tests																																							
Phase 2 - (few NTC sensors substitution) DESY																																							
Phase 2 NTC cables installation at KEK																																							
phase 2 FOS sensors in layers 4,5,6, etc, tests																																							
phase 2 fibres from DOCKS to E-hut																																							
phase 3 FOS sensors insertion in layers 4, 5, 6, etc, tests																																							
phase 3 fibres from DOCKS to E-hut																																							
phase 3 final FOS commissioning																																							
Sniffers delivery at KEK																																							
Sniffers piping to E-hut (DESY/Munich)																																							
Sniffers final commissioning at KEK																																							
Sniffer on SVD ladder mount: recycle the prototype?																																							
Interlock cabling and tests at KEK																																							
Interlock final commissioning at KEK																																							

Lab activities at INFN Trieste
Installation and commissioning at DESY or KEK

Driving deadlines:

2016, November, DESY Beam Test & Phase 2 VXD Assembly

2017, February, beginning of SVD Ladder Mount

2017, October, beginning of Phase 2

2018, October, beginning of Phase 3

Ideal presence at KEK in 2017

Livio Lanceri

settim.tot.	Nome	1				2				3				4				5				6				7				8				9				10				11				12			
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48
23	Vitale		4	4			21	5	5					8	8	8	8					8	8	1	1						8	8	8	8	22	18	17	17	17	17									
10	La Licata						21																23	21		8	8												21		17	17	17	17					
14	Lanceri			22			21											8	8	11	13			1	1			2	3	15	16					22				21									
4	Bosisio									8	8	8	8																																				
15	Komarov						21													11	13			23	21					15	16					13	13	23	21				18	18	18	18			
5	Cristaudo (tecn.)		4																				1	1											18	18													
10	Venier (tecn.)							5	5					8	8	8	8					8	8									8	8																
13	Bari (tecn.)									8	8	8	8					8	8	8	8					8	8							8	8	8													
4	Cautero (Elettra)																											2	3								3	3											
4	Giuressi (Elettra)																												2	3							3	3											
102																																																	
21	B2GM + BPAC																						?	?														?	?										
22	VXD workshop			?																															?														
23	Physics, computing workshops																						?															?											

First rough exercise on the ideally required presence from Trieste at KEK in 2017
(see list of activities and their ID numbers in the next slide)

Our INFN travel budget (under discussion) will probably cover about 50% of this
We will have to identify the most critical periods and contributions
(Sensor testing periods during installation, for instance)

Comment

- I think we need a broader discussion to finalize the interlocks
- Maybe we can foresee time for this at the October B2GM

SVD DAQ

FADC System

Radiation: ~ 10 Mrad, Magnet.: 1.6T

Front-end hybrids
with 1748x
APV25-chips,
128 analog
channels each,
on 172 sensors.

8x Junction
boxes with
rad-hard
DC/DC-
converters

copper
cables, ~ 13 m,
time multiplexed
analog voltages

48x FADC
in 4 crates.



48x Optical data
Links (>20 m)

Data Acquisition
(DAQ)


48x
FTB

Power Supplies


Pixel Detector
(DATCON)




Junction Box



SVD Hybrid



Cabling




FTB



DATCON

Realization

- Use only one LV cable for p and n, and connect it to one Dock Box PCB, which has 24 p and 24 n on-board. So, one sensor is connected to only one Dock-Box-PCB, not to two of them. Each Dock-Box-PCB is connected to only one FADC, not to two or more. Each FADC then also has 24 n and 24 p inputs.
 - Implies redesign of the Dock Box PCBs, changes to the FADCs (HV islands, V/I-measurement, DC/DC-Control), and HV/SepV-Cabling
 - No more loops due to individual cables to power supplies, FADCs, etc...
 - No more distinguishing between p and n PCBs (Dock Box, FADCs)



Schedule

- July to August 2015: Schematics V₃ by Hephy Done
- End of December 2015: Schematics P-Cad→Mentor by a company, Verification by Hephy, and Layout V₃ by a company Done
- Mid of February 2016: Manufacturing and Equipment of 2 PCBs V₃ by the company; FADC Firmware migration to V₃ by Hephy Done
- February / March 2016: Testing and Debugging of V₃ by Hephy Done
- April 2016: **Beam test at DESY using V₃**; Done
- May to October 2016: Development of V₄ hardware schematics (FADC, Junction_board), remaining Firmware (Cyclone with Stratix-Flasher, Gigabit, HitTime-finding, etc...) (and **VXD workshop**, TWEPP, B2GM, PhD-work, Vacation, ...) WiP
- November: FADC V₄ Layout, probably by company, maybe by Hephy? ToDo
- December: DESY testbeam using FADC V₃ (Long-Term-test)
- January 2017: Production of V₄ FADC & Junction_board prototypes
- March 2017: Tests of V₄ at Hephy, DESY testbeam using FADC V₄ (Long-Term-test)
- April 2017: Decision which way to go: V₃ or V₄ way.
- May to July 2017: **"Mass production" (58 pcs) of V_{4.1}** including Optical and Electrical testing by the company; In-System-Test at Hephy
- All the other components (FADC Controllers, Buffer Boards, Dock Boxes, VME-Backplanes, cables, etc...) are being built in parallel at Hephy.

CAEN Boards: all delivered

Note: all channels are fully floating, but the polarity is defined by wiring
A2519A LV Board 5-15V/10A; 8 ch/board; 12 boards + 3 spares



A1519B HV Board 250V/1mA; 12 ch/board; 4 boards + 1 spare




Fig. 1.1 - Mod. A 1519B front panel

A1510 VSEP Board 100V/10mA; 12 ch/board; 4 boards + 1 spare

One problematic board replaced by CAEN under warranty




Fig. 1.1 - Mod. A 1510 front panel

enable	status	ense
YES	YES	YES
NO	NO	YES
NO	NO	YES




Francesco Forti

Only two racks will be required,
replacing the 4 Kenwood racks

Power distribution panel interface



- The only programmable part of the power distribution panel is the VSEP polarity select
 - The rest is only signal distribution, although the LVEnable/HVEnable requires will require active components.
- Requirements
 - EPICS interface
 - Functionality choices:
 - Maintain polarity select across power cycles, or require reprogramming ?
 - Proposal to use latching relays
 - Include relay status monitoring ?
 - Of course you will be able to read back the digital signal status controlling the relay. The question is whether to use 3-pole relay where one pole is used to monitor the actual switching of the relay.

• **Latching Relays (Bistable Relays)**
 The contact turns ON or OFF when input signal is received and maintain that status even if the input signal is cut.



Final system ?

- Proposal: use the USOP system (from ECL) to provide local intelligence and control



- Advantage: developed in Naples, easy to use and powerful, with epics drivers (see slides attached to agenda)
- Disadvantage: relatively expensive and not funded at this time (working on this)
- Each USOP crate requires 2 ethernet lines: one for remote control over IP, the other for normal data operation (epics PV)
- Other solutions:
 - other systems with I/O capability, possibly already used in Belle2 ?
 - Use just one uSOP for all PDP crates ?
 - Need to decide soon

Firmware Preparation Status

- Basically, minimum set of firmwares for data taking are already prepared.
 - They work good in the previous DESY beam test.
- However, still some necessary functions for the physics run are missing and further development are required.

Remaining Tasks in Firmware Development

High priority: (necessary for physics run)

- APV pipe-line address emulator (in FADC-Ctrl)
 - the event order mismatch on FADC can be detected.
- APV FIFO emulator (in master FTSW)
 - prevents APV FIFO full which causes data corruption.
- Improvement on common-mode correction (CMC) function. (in FADC)
 - Currently 128-strips wise, but will be changed to 32-strips wise for more accurate common-mode noise reduction.
- GbE data link for SVD local data taking (in FADC)
 - For faster local data taking.
- Remote FPGA configuration through VME access (in FADC)
- Improvement on data format of FTB-DATCON link (in FTB)
 - in order to increase the data size of the clock counter (currently 24-bits).

Middle priority: (not mandatory, but better to have)

- Fake-hit filter (in FADC)
- Zero-suppressed + Hit timing extraction mode (in FADC)
 - The last data format for further data size suppression.
- Function of event-by-event switching btw. 3- and 6-samples depending on trigger types. (in FADC-Ctrl + FADC)
 - Necessary only for operation with about 30kHz or higher trigger rate.
- New FTB data format (in FTB)
 - w/ more useful information.


Global Schedule

- Dec. 2016: 3rd DESY beam test campaign
 - We will use FADC ver.3 boards for this beam test.
- End of Feb. 2017: Start SVD ladder mount
 - We will use FADC ver.2 boards for electrical test during the ladder mount.
- Jan. 2017: FADC ver.4/Junction boards test production
- Mar. 2017: Test of FADC ver.4 in HEPHY and DESY
 - Noise performance will be tested with permanent setup at DESY
- Apr. 2017: Decision whether ver.3 or ver.4
- May.-Jul. 2017: FADC ver.4/Junction board mass production
- From the end of 2017:
 - Phase-2: A partial VXD system will be installed for phase-2 commissioning.
 - Cosmic-ray commissioning: In parallel to phase-2, full VXD will be assembled and tested with
 - Full sets of FADC system and power supply are necessary by this point.
- From the end of 2018: Phase-3 experiment
 - Full VXD installation and operation
- PS schedule must be included here.

SUMMARY

Schedule

(Recently shown by Yutaka, but it will be decided in next B2GM)



Summary

- Ladders
 - Ladder assembly is in full swing
 - We expect to meet the global schedule
- Main topics @ this meeting: slow control and DAQ
 - Especially the SC effort needs to be ramped up
 - The system is better defined after this meeting
 - Manpower/schedule needs to be clarified
 - Broader discussion for interlocks

BACKUP
