




FANGS


K. Ackermann¹, P. Ahlburg, J. Dingfelder, A. Eyring,
V. Filimonov, T. Hemperek, J. Janssen, N. Khetan, H.
Krüger, L. Mari, C. Marinas, D. Pohl, N. Wermes, H. Ye²

University of Bonn

¹MPP


²DESY







Motivation for **BEAST II**:

- Machine commissioning
- Radiation safe environment for the VXD:
 - Two layers PXD
 - Four layers SVD
 - Dedicated radiation monitors
FANGS, CLAWS, PLUME




- 2 PXD and 4 SVD layers in +X where the highest backgrounds are expected
- At 90° , 180° and 270° in ϕ are the three **FANGS** staves
- **FANGS** uses the ATLAS IBL modules for background measurements at BEAST II





- During BEAST II: Final detector configuration (besides VXD chamber)
- 6.6 μm Au foil around beam pipe in BEAST II to enhance synchrotron radiation:
 - Maximum PXD hit rate of 28.64 KHz/cm² (~ factor 2 higher for FANGS)
 - Withstand a total dose of 4 Mrad
 - Largest contribution in the range of 10 - 90 keV

Absorption in Silicon




Total Particle Rates






- FE-I4 read out chip
 - **High hit rates (400 MHz/cm²) and radiation hard (300 Mrad)**
 - IBM 130 nm CMOS process
 - Read out for 80x336 pixels
 - Thickness=150 μm
 - Physical size=**21x19 mm²**




- Sensor:
 - n-in-n planar
 - Pitch=**50x250 μm²**
 - Thickness=200 μm
 - Physical size=19x20 mm²
 - HV=60 V
 - Power=1.2 W

- **Background radiation measurements in Phase 2:**
 - Sensitive to low keV X-rays
 - Ability to measure high particle rates



- Two stage amplifier → Discriminator with adjustable threshold.
- Time over threshold (**TOT**) with 40 MHz clock.
- Time to digital converter (**TDC**) uses 640 MHz FPGA clock.
- Output of each pixel is ORed (Trigger).
- Internal charge injection circuit for threshold tuning and calibration (PlsrDAC)

→ Both, high speed and adequate energy resolution achieved at the same time




Two independent measurements simultaneously:


- A. TOT 40 MHz clock: 4 bit resolution**
 - Contains pixel and timing information

- B. TDC with external FPGA's 640 MHz clock: 12 bit resolution**
 - Voltage signal of comparator output with the highest charge
 - Limited to **one** pixel per readout


➤ Improved resolution



- Hit Bus also used as self trigger






- MMC3: New data acquisition system for the BEAST experiment
 - Multiple FE read out in parallel
 - Faster FPGA; TDC Method may be improved
- Single ended HitOr signal converted to an LVDS signal.





- Precise energy resolution requires pixel per pixel calibration
- Internal charge injection in units of PlsrDAC
- V_{th} and TDC as a function of charge different for each pixel.


Calibration and Dynamic Range





- Dynamic range 10-60 keV (wider also possible)
- Lowest measured plsrDAC value ~ 7
 - Threshold of ~ 1000 electrons feasible



Energy of SR photons in PXD



- Dynamic range 10-60 keV (wider also possible)
- Lowest measured plsrDAC value ~ 7
 - Threshold of ~ 1000 electrons feasible





- Terbium $K_\alpha = 44.2$ keV, $K_\beta = 50.7$ keV
- $\Delta E = 6.4$ keV



- Adequate energy resolution
- Better than 15 % above 10 keV



FANGS Stave Design Concept

- Initial concept, following IBL stave design




- Revised design, adapted to BEAST needs






Stave material description to be updated in Phase 2 geometry



- Low and flat material budget distribution
- No impact in outer detectors

- Support:
2 mm thick Aluminum → 2.2% X_0
- Glue:
50 μm thick Epoxy → 0.014% X_0
- FE-I4
150 μm thick Silicon → 0.16% X_0
- Sensor:
200 μm thick Silicon → 0.21% X_0
- Solder balls
25 μm thick SnAg → 0.17% X_0 (3.3% of the area)
- Flex
66 μm thick polyimide → 0.023% X_0
24 μm Cu (2 layers) → 0.17% X_0


Total_{Max}: **2.9% X_0**




- Low and flat material budget distribution
- No impact in outer detectors

- Support:
2 mm thick Aluminum $\rightarrow 2.2\%X_0$
- Glue:
50 μm thick Epoxy $\rightarrow 0.014\%X_0$
- FE-I4
150 μm thick Silicon $\rightarrow 0.16\%X_0$
- Sensor:
200 μm thick Silicon $\rightarrow 0.21\%X_0$
- Solder balls
25 μm thick SnAg $\rightarrow 0.17\%X_0$ (3.3% of the area)
- Flex
66 μm thick polyimide $\rightarrow 0.023\%X_0$
24 μm Cu (2 layers) $\rightarrow 0.17\%X_0$



Total_{Max}: **2.9% X_0**



- Flex design for a single stave of 5 FE-I4 chips
- LVDS drivers converting single ended HitOr signal to differential signal for propagation over long cables
- Drivers positioned in backward direction shielded from radiation behind the PXD cooling block
- Radiation hardness to be investigated





- Flex design for a single stave of 5 FE-I4 chips
- LVDS drivers converting single ended HitOr signal to differential signal for propagation over long cables
- Drivers positioned in backward direction shielded from radiation behind the PXD cooling block
- Radiation hardness to be investigated




- Convert single ended HitOr to differential



- Propagation delay of HitOr over a 19 m CAT 7
- Signal integrity maintained with delay of ~ 60 ns
- Improvement pulse shape under investigation





- Signal integrity maintained over 20 m cable
- Proper resolution over this range



- Maximum temperature = $-12\text{ }^{\circ}\text{C}$
- Maximum ΔT within one sensor = $2\text{ }^{\circ}\text{C}$
- Power = 1.2 W each FE
- Cooling block = $-15\text{ }^{\circ}\text{C}$
- Environment = $20\text{ }^{\circ}\text{C}$ at 2 m/s
- Proper heat handling
- Low and flat temperature profile
- FOS integrated on the AI profile for temperature measurements



- No performance degradation is observed over the expected temperature range







SYNJET
NUVENTIX

Test stand for **FANGS**:


- Cooling block at 15°C
- Gentle forced convection

First FANGS stave fully operational




- Final staves produced
- Testing ongoing


FANGS Stave Online Monitor



FANGS Stave Online Monitor



Cable Description Per Stave







4 x PATCH-C7 25 GN from Reichelt Elektronik
 $\varnothing = 6.5 \text{ mm}$
Minimum bending radius = 45.5 mm




10 x BS EN 50525-3-41 from Pro-Power
 $\varnothing = 2.8 \text{ mm}$
Minimum bending radius = 11.2 mm








Backward



SVD Dock and FANGS Patch Panel




389 x 197 x 85 mm³





280 x 65 x 25 mm³


SVD Dock and FANGS Patch Panel




Patch panel produced




280 x 65 x 25 mm³






Cable Routing to 2F






ECL and KLM Slots

KLM




ECL






- ① Isolate the FE from the base plate
- ② Isolate from the SCB
- ③ Connect the system ground to the end ring ground




Mounting **sequence** Phase 2:

1. Beam pipe
2. Diamonds




Mounting **sequence** Phase 2:

1. Beam pipe
2. Diamonds
3. PXD




Mounting **sequence** Phase 2:

1. Beam pipe
2. Diamonds
3. PXD
4. FANGS




Mounting **sequence** Phase 2:

1. Beam pipe
2. Diamonds
3. PXD
4. FANGS
5. CLAWS



Mounting **sequence** Phase 2:


1. Beam pipe
2. Diamonds
3. PXD
4. FANGS
5. CLAWS
6. PLUME




Mounting **sequence** Phase 2:

1. Beam pipe
2. Diamonds
3. PXD
4. FANGS
5. CLAWS
6. PLUME
7. SVD cartridge

2F: Final layout





← Belle II

Rack Space




230 x 110 x 420 mm³
220 V, 50/60 Hz
1 unit

280 x 180 x 300 mm³
220 V, 50/60 Hz
3 units



XX x XX x XX mm³
220 V



100 x 170 x 40 mm³
5 V
3 units

- FANGS prove of principle demonstrated and design frozen at February B2GM
- 4 staves already available. First one fully tested and operational.
- 1 readout board available. Additional 3 are currently being tested.
- 2 sets of data and power cables available.
- Online monitor available. Hit maps, hit rates, trigger rates, energy distribution
- Steady progress. Ready by November for integration

- NEXT:**
- Radiation hardness flex electrical components (end of September)
 - More realistic environment



Thank you