

DCD4.1/DCD4.2 Review

Analog Performance

Philipp Wieduwilt¹, Harrison Schreeck¹, Benjamin Schwenker¹
Botho Paschen², Florian Luetticke²

¹Uni Göttingen

²Uni Bonn

DCD4.x

- JTAG sampling CLK edge compatible with industry standard
- option to increase DCD digital LVDS driver current from 1.3mA to 1.8mA (**LVDS boost**) → see *talk by Harrison Schreeck*
- option to increase DCD digital driver reference voltage by 30mV
- changed **TIA gain settings**
- IPDAC current reduced by factor of 2 to improve offset correction granularity
- added **IPSourceMiddle** DAC to cope with upper/lower channels asymmetry

DCD4.1

- added two antenna diodes and dummy structures to improve **transistor matching** in the ADCs

DCD4.1



- added diodes and dummy structures to improve **transistor matching**
- more **complex digital test pattern** for improved delay optimization
- changed ID code

- test DCD4.1 and DCD4.2 functionality on Hybrid5 level
- confirm that stable operation is possible with both DCD designs
 - check correct implementation of gains
 - check that ADCs operation can be optimized within specifications
 - $\text{INL}_{\text{pp}} < 8 \text{ ADU}$ within $\pm 100 \text{ ADC}$
 - noise $< 1.0 \text{ ADU}$
 - no long codes above 6 ADU
 - no bit errors visible in ADC curves
 - gains should be homogeneous among all DCD channels
 - adjust with new IPSourceMiddle DAC

- DCD4.1
 - H5.0.24: measured in Goe and Bonn
 - now equipped with switcher and matrix
 - H5.0.13: measured in Goe and Bonn
 - H5.0.12: not measured yet, located in Bonn
- DCD4.2
 - H5.0.15: measured in Goe
 - strange gain behaviour, large current offsets
 - H5.0.14: measured in Goe
 - equipped with switcher and matrix
 - H5.0.26: measured in Bonn



all measured at
GCK = 76 MHz
LVDS boost on
LVDS ref shift on

- TIA gain adjustable by combination of feedback resistors of 26k (En30), 13k (En60) and 19k (En90)




Rf [kOhm]	gain [nA/ADC]	range [μ A]	range (+-100 ADC) [μ A]
26 (En30)	75	19	15
19 (En90)	96	25	19
13 (En60)	144	36	29
8.7 (En30+En60)	171	44	34
7.7 (En60+En90)	217	61	48
6.0 (all)	313	80	63

- check ADC curve for noise, INL_{pp}, **long codes**, code range and bit errors



- long codes originate from transistor mismatches in the ADC comparators
- still see very few long codes in DCD4.x, but all with DNL < 6, not harmful according to DCD4.x design manual


best settings: **dacipsource 75 dacipsource2 60** (@) GCK: ?



- narrow window for the optimal IPSource, IPSource2 values
- large enough to find stable setting

★ optimal working point


best settings: dcd-amplow 250 dcd-refin 750 (@) GCK: ?



- Refln very much constrained
 - scan with finer step size around 700-750 mV
- AmpLow with broad good region

★ optimal working point

best settings: dacifpbias 75 (@) GCK: ?



★ optimal working point


- find an optimal IFBPBias value with a large number of good channels

- IPSourceMiddle improves top/bottom inhomogeneity
- need to add IPSourceMiddle to the standard optimization parameters

IPSource/IPSourceMiddle:

75/75


code_min (dacifpbias=70)



IPSource/IPSourceMiddle:


75/72

code_min {}




DCD pin-out map of the minimal code measured in the channels ADC curve


- found optimal working point for DCD4.1 on H5.0.13
- all channels are good, performance within specifications
 - all channels have $\text{INL}_{\text{pp}} < 8 \text{ ADU}$
 - all channels show noise $< 0.55 \text{ ADU}$
 - gain similar for all channels



$\text{INL}_{\text{pp}} < 8$ for all channels



noise < 0.55 for all channels



min to max gain
variation $\sim 10\%$

- optimal working points table

Module	IPSource	IPSource2	IFBPBias	RefIn [mV]	AmpLow [mV]	gain/Clock	comment
H5.0.24 (DCD4.1)	70	60	70	700	200	En30, 76MHz	DHE source
H5.0.13 (DCD4.1)	70	60	75	690	200	En30, 76MHz	DHE source
H5.0.14 (DCD4.2)	75	65	70	680	200	En30, 76MHz	DHE source, same for gate source
H5.0.15 (DCD4.2)	70	55	60	700	200	En30, 76MHz	strange gain behaviour
H5.0.26 (DCD4.2)	70	60	70	650	200	?	
<i>DCDpp</i>							
<i>H5.0.06 (DCDpp)</i>	<i>100</i>	<i>80</i>	<i>90</i>	<i>850</i>	<i>350</i>	<i>HighGain, 62MHz</i>	<i>with matrix</i>
<i>H5.0.07 (DCDpp)</i>	<i>90</i>	<i>70</i>	<i>85</i>	<i>950</i>	<i>400</i>	<i>HighGain, 62MHz</i>	<i>without matrix</i>

- all DCD4.1 and DCD4.2 have very similar optimal working points

improved optimization procedure

correct VNSubIn, fine RefIn stepping
quality cuts as stated in DCD4.x manual

- channel statistics table

Module	scanned	good	range err.	bit err.	comp. err.	INL err.	quality (good/all)
H5.0.24 (DCD4.1)	256	232	0	3	21	?	0.90
H5.0.13 (DCD4.1)	256	256	0	0	0	0	1.00
H5.0.14 (DCD4.2)	256	256	0	0	0	0	1.00
H5.0.15 (DCD4.2)	256	252	0	4	0	0	0.98
H5.0.26 (DCD4.2)	256	240	0	9	7	?	0.94
<i>DCDpp</i>							
<i>H5.0.06 (DCDpp)</i>	<i>256</i>	<i>249</i>	<i>2</i>	<i>5</i>	<i>0</i>	<i>?</i>	<i>0.97</i>
<i>H5.0.07 (DCDpp)</i>	<i>43</i>	<i>39</i>	<i>0</i>	<i>4</i>	<i>0</i>	<i>?</i>	<i>0.88</i>

- all DCD4.1 and DCD4.2 perform well at optimal working point


improved optimization procedure

correct VNSubIn, fine RefIn stepping
quality cuts as stated in DCD4.x manual


Source Measurements with DCD4.2, PXD9-6 Matrix and SWB18v2.1

- pedestals and noise measured on H5.0.14 with DCD4.2

without any common mode correction




pedestal spread = 199 ADU




noise mean = 1.2 ADU
noise RMS = 0.15 ADU

with analog common mode correction




pedestal spread = 180 ADU



noise mean = 0.55 ADU
noise RMS = 0.08 ADU



- Sr90 spectrum measured with H5.0.14 with DCD4.2 at gain En60
- compare to DCDpp measurement



Conclusion


- DCD4.x gain implementation confirmed
- all Hybrid5 boards with DCD4.1 and DCD4.2 could be optimized
- after optimization both DCD4.x performance within specifications
- APMC functional on DCD4.2
- Sr90 source spectrum measured with a SNR of 57 with DCD4.2
- up to now both DCD4.1 and DCD4.2 seem to be fully functional
 - **both new DCD designs seem to be applicable for the final modules**
- ToDo:
 - check 2-bit DAC offsets
 - source measurements with APMC, 2-bit DAC offset and gated mode

BACKUP

- on DCDpp
 - with ACMC on and matrix on, need to adjust IPAddOut to shift pedestal distribution in dynamic range
 - when matrix blocked: need to increase IPAddIn
 - why does IPAddIn have an effect at all? should be compensated by ACMC just as VNSubIn
- on DCD4.2
 - when ACMC turned on, no need to adjust IPAddOut/In


DHE Source

channel112_dacifpbias-070__INLpp_12.13__INLpp_middle_12.13



Gate-On Source



channel112_dacifpbias-070



- same optimal working points are found with Gate-On source measurements





DHE Source

Gate-On Source




very similar region around best working point

- similar for RefIn-AmpLow and IFBPBias sweeps




→ requiring a gain spread $\leq 5\%$, INLpp values up to 7-8 are still ok

- ADC curves show very large DAC offsets
 - several μA offset before ADC curve starts
 - VNSubIn/Out and IPAddIn/Out all 0
- for gain EN30 and extended DHE current source DAC range
 - could perform ADC optimization, optimal working point with good performance
- for lower gains (En60, En90)
 - ADC curves slopes extremely small in the order of 600-1200 nA/ADU and noise of > 6 ADU




- check ADC curve for noise, INLpp, long codes, code range and **bit errors**

Bit1 error recognized in DNL topology




Bit6 error recognized via ADC curve outliers




- bit errors show specific topology in the DNL
 - confirmed by simulation
 - distinct from long code topologies

- Bit1 error topologies
 - do not change with different delay optimization
 - small change with RefIn voltage
 - performed a fine RefIn stepping optimization



H5.0.13 (DCD4.1), ch 60, normal optimization

H5.0.13 (DCD4.1), ch 60,
fine RefIn stepping



Bit1 error found
does not change with
different delays

Bit1 error no longer found
due to fine RefIn tweaking

