



DEPFET



LAB

Silizium Labor Bonn

universität**bonn**


Test System Timing Pitfall

Botho

SiLab DEPFET Meeting
15th February 2017



How does the Test System work?



Test PC

Application layer

Python scripts / CS-Studio

```
# enable triggering
trigger_enable = \
    get_pv("PXD:H1021:trg_en:S:set")
trigger_enable.put(1)

# check link status
link_status_pv = \
    get_pv("PXD:H1021:dhp1_channel_up:S:cur")
link_ok = link_status_pv.get()

if not link_ok:
    print("DHP link 1 is down")

# set DHP CML bias value
# and write to DHP JTAG register
get_pv(DHP, "idac_tx_bias:VALUE:set").put(200)
get_pv(DHP, "globalrs:trg:set").put(1)
```

???


High speed data link

Hardware

Module ASICS

ASIC registers

DHP digital core



PXD:H1021

- DHP Channel Up
- DHP Voltage ON
- DHP PLL locked
- DHC Channel Up
- DHC PLL locked
- GTX Synchronized

Enable trigger Enable GatedMode

TLU Settings

Max bits	16
TS2TUDEL	0
TS2TADEL	0
Clock slow down factor	5
Use BUSY from script	<input type="checkbox"/>

Statistics

DHP data counter	4.78442E7
DHP frame counter	730
DHP data rate	0 Bps
Trigger counter	730
Trigger rate	0
Missing triggers	0
Missing trigger rate	0

DHP Trigger Settings

Trigger width	2048
Trigger delay	88
FCK Length	2048
Timeout	2000
FCK strobe width	5
Invert Trigger	<input type="checkbox"/>


Other settings

RXEQMIX	3
TCK Divider	50

ASIC settings

DHP1 Settings DCD1 Settings HS: disable

Process Variables (PVs)



PXD:H1021

- DHP Channel Up
- DHP Voltage ON
- DHP PLL locked
- DHC Channel Up
- DHC PLL locked
- GTX Synchronized

Enable trigger Enable GatedMode

TLU Settings

Max bits	16
TS2TUDEL	0
TS2TADEL	0
Clock slow down factor	5
Use BUSY from script	<input type="checkbox"/>

Statistics

DHP data counter	4.78442E7
DHP frame counter	730
DHP data rate	0 Bps
Trigger counter	730
Trigger rate	0
Missing triggers	0
Missing trigger rate	0

DHP Trigger Settings

Trigger width	2048
Trigger delay	88
FCK Length	2048
Timeout	2000
FCK strobe width	5
Invert Trigger	<input type="checkbox"/>

Other settings


RXEQMIX	3
TCK Divider	50

ASIC settings


DHP1 Settings DCD1 Settings HS: disable

???


The Data Handling Engine (DHE)




DHE ↔ Module ASIC communication




PC ↔ DHE communication






Why is it so complicated/ugly?

Laboratory Test System




Why is it so complicated/ugly?

Laboratory Test System




Belle II Experiment



→ The system is not optimized for laboratory testing!

Why does it give us a hard time



Insufficient knowledge

Black boxes!!!

Black boxes!!!

Black boxes!!!

