

# Interplay of Python Scripts, EPICS, BonnDAQ, DHH and JTAG + Examples of Application

Jochen Dingfelder, Leonard Germic, Tomasz Hemperek,  
Hans Krüger, Barbara Leibrock, Florian Lütticke, Carlos Marinas,  
Botho Paschen and Norbert Wermes


University of Bonn

**DEPFET**



21<sup>st</sup> International Workshop on DEPFET  
Detectors and Applications

29<sup>th</sup> May 2017



# Overview of the Laboratory Slow Control and two Measurements

Jochen Dingfelder, Leonard Germic, Tomasz Hemperek,  
Hans Krüger, Barbara Leibrock, Florian Lütticke, Carlos Marinas,  
Botho Paschen and Norbert Wermes


University of Bonn

DEPFET



21<sup>st</sup> International Workshop on DEPFET  
Detectors and Applications

29<sup>th</sup> May 2017



# How does the test system work?

Test PC



???

High speed  
data link

Hardware


Module  
ASICs

ASIC  
registers

DHP digital core

# CS-Studio and python

Test PC




```
# enable triggering
trigger_enable = \
    get_pv("PXD:H1021:trg_en:S:set")
trigger_enable.put(1)

# check link status
link_status_pv = \
    get_pv("PXD:H1021:dhp1_channel_up:S:cur")
link_ok = link_status_pv.get()

if not link_ok:
    print("DHP link 1 is down")

# set DHP CML bias value
# and write to DHP JTAG register
get_pv(DHP, "idac_tx_bias:VALUE:set").put(200)
get_pv(DHP, "globalrs:trg:set").put(1)
```

???



Hardware




Module  
ASICS

ASIC  
registers

DHP digital core

# Process Variables (PVs)

Test PC




```
# check link status
link_status_pv = \
    get_pv("PXD:H1021:dhp1_channel_up:S:cur")
link_ok = link_status_pv.get()

if not link_ok:
    print("DHP link 1 is down")

# set DHP CML bias value
# and write to DHP JTAG register
get_pv(DHP, "idac_tx_bias:VALUE:set").put(200)
get_pv(DHP, "globalrs:trg:set").put(1)
```

???




Hardware




# The Data Handling Engine (DHE)

Test PC




???

Hardware




# DHE ↔ module ASIC communication

Test PC




???

Hardware




# PC ↔ DHE communication

Test PC




Hardware




# Data aquisition

Test PC




Hardware




# Why is it so complicated?

## Laboratory Test System




# Why is it so complicated?

## Laboratory Test System




## Belle II Experiment (also PERSY)



- The system used for laboratory testing already implements (almost) all the elements for the final Belle II experiment.


# Keep track of what you're doing




- Slow control close to final state
- Can be difficult to debug in the lab environment
- Designing fast scans can be tricky

# Timing pitfall – high-speed link scan


## High-speed signal preemphasis



Signal spectrum




Signal spectrum after preemphasis



What are these “bad points”?


- are they real?
- why are they so regular?

## Hardware



# What happens during the scan


Test PC



1. set pre-emphasis parameters in DHP


bias  
biasd

Hardware



# What happens during the scan

Test PC



1. set pre-emphasis parameters in DHP


bias  
biasd

2. issue link reset commands



# What happens during the scan


Test PC



1. set pre-emphasis parameters in DHP

bias  
biasd

Hardware




2. issue link reset commands

3. poll link state (success?)

# What happens during the scan

Test PC



1. set pre-emphasis parameters in DHP


bias  
biasd

2. issue link reset commands


3. poll link state (success?)
  - PV value scan time typically 1s

→ Information can be up to 1s old!

# Timing is everything




# Pedestals at PERSY




- Close to final phase 2 system:
  - Dedicated IOC Server
  - DHH system: DHE + DHC
  - Further DAQ: DATCON  
ONSEN  
PocketDAQ
  - SVD system
- Demonstrates what's left to do

# Pedestals at PERSY – special triggering





# Pedestals at PERSY – special triggering





- pedestals on 20<sup>th</sup> May 2017
- MARCO constant 10 °C

**W30\_IB:  
DHPT1.1, DCDpp**




- pedestals on 22<sup>th</sup> May 2017
- MARCO constant 10 °C

**W30\_IB:  
DHPT1.1, DCDpp**





- relative change in pedestals
- 30s x 20 raw frames/s, every 30 minutes

**W30\_IB:  
DHPT1.1, DCDpp**



- relative change in pedestals

**W30\_IB:  
DHPT1.1, DCDpp**



- Slow control for final experiment already used in laboratory environment
  - To perform fast scans, careful programming is necessary
- PERSY system allows basic PXD long term studies
  - “Local” triggering mechanism still an open issue
- Old TB 2016 W30\_IB module shows acceptable pedestal stability over long time: < 3 ADU in 2 days

**Thank you**