

ATLAS MDT ASD_V6

Report no. 7
Design Review – ASDv4 – ASDv5

May 29th, 2017



Federica Resta
Marcello De Matteis

andrea.baschirotto@sparklingic.com

DESIGN REVIEW

Outline

- ASDv4 Fixing Activities
 - Substrate Noise
 - Channel Mismatch
 - Deadtime
- ASDv5 Issues
 - Jtag Serial Data Interface
 - Integration Gate
- New CSPreamp

DESIGN REVIEW


Outline

- ASDv4 Fixing Activities
 - Substrate Noise ←←←
 - Channel Mismatch
 - Deadtime
- ASDv5 Issues
 - Jtag Serial Data Interface
 - Integration Gate
- New CSPreamp

Substrate Noise

Introduction

- Digital signals reach 3.3V
 - Substrate more sensible
 - Difficult SE structures optimization to improve noise rejection



Substrate Noise

Adopted Approaches

- Schematic Level
 - Replace SE CSPreamp (as in MDT-ASD User Manual 2002-03)
with FD CSPreamp

- Layout Level
 - Supplies/Grounds Isolation
 - Routing Improvement

Substrate Noise Schematic Approach

- Schematic Level
 - Replace SE CSPreamp with FD CSPreamp




Fig. 1 – SE CSPreamp (up to ASDv4)






Fig. 2 - FD CSPreamp (from ASDv5)

Substrate Noise Supply Noise Rejection




Fig. 3 – Comparison of $v_{OUT,CSPreamp}/v_{DD}$ Frequency Responses.

Substrate Noise Layout Approach (1/2)

- Layout Level
 - Supplies/Grounds Isolation
 - Guard Rings and BFMOAT

Foundry Application Note
Substrate Isolation in IBM BiCMOS and CMOS RF Technologies



Figure 5. Cross Section of Substrate with a BFMOAT Region (BiCMOS 7HP Technology)





Figure 17. Circuit Simulation with Isolation Impedance and Separate Grounds between Noise-Generating and Noise-Sensitive Circuits



Foundry Application Note
Substrate Isolation in IBM BiCMOS and CMOS RF Technologies

Figure 18. Ideal Layout of Circuit Blocks with an Isolation Moat and Separate Grounds






Figure 19. Substrate Regions Defined by the SX CUT Drawing Level and Named by the SX CUT Label



Substrate Noise

Layout Approach (2/2)

- Layout Level
 - Supplies/Grounds Isolation
 - Guard Rings and BFMOAT
 - Routing Improvement



Substrate Noise

Intermediate Result

- PEX Transient Simulation with an improved version of the new CSPreamp
 - Better sensitivity ($\sim 0.94\text{mV/fC}$) and ENC ($\sim 0.85\text{fC}$)




Fig. 4 - CSPreamp Output @ $Q_{IN}=5\text{fC}$

Substrate Noise

PEX Transient Noise Simulation Results





Fig. 5 - CSPreamp Output @ $Q_{IN}=5fC$

- The effort for disturbance mitigation is vanished by noise presence


Substrate Noise

CSPreamp Performance Summary

| Specification@CSPreamp Output | MDT-ASD User Manual 2002-03 | ASD_V4 | ASD_V5 |
|---|---|-----------------------|----------------------|
| Sensitivity | 0.93mV/fC | 0.74mV/fC | 0.94mV/fC |
| ENC | 6000 e ⁻ _{rms} → 0.96fC | 0.86fC | 0.85fC |
| RMS noise | 0.89mV _{RMS} | 0.64mV _{RMS} | 0.8mV _{RMS} |
| Peaking Time Delay @ CSPreamp Output | - | 8.8ns | 8.7ns |
| CSPreamp Voltage Peak @Q _{IN} =5fC | 4.65mV | 3.7mV | 4.7mV |
| -3dB Bandwidth | 11.94MHz | 11MHz | 16.7MHz |



ASD_Vs_4



peak amplitude 300 mV, peaking time ~ 12 ns

ASD_Vs_5

Fig. 6 - MPI Measurements Comparison.

DESIGN REVIEW


Outline

- ASDv4 Fixing Activities
 - Substrate Noise
 - Channel Mismatch ←←←
 - Deadtime
- ASDv5 Issues
 - Jtag Serial Data Interface
 - Integration Gate
- New CSPreamp

CHANNEL Mismatch


Introduction

- CH7 affected by buffer connection
 - Longer and more thick wires
 - Parasitic capacitances ($\approx 1.5\text{pF}$) greater than gate capacitances
- DA3 output:
 - Amplitude reduction of 1.7 factor
 - Peaking Time Delay increment of 1.3 factor
 - Noise reduction of 1.47 factor
- Measurements
 - $V_{\text{TH_MIN}}$ ratio \rightarrow around 1.4
 - $V_{\text{TH_MAX}}$ ratio \rightarrow around 1.65



CHANNEL Mismatch Solution

- Layout Modification
 - Parasitic capacitances decrement
 - Closer DA3 and Buffer
 - Shorter wires
 - Less width wires
- **Switches** to disconnect the buffer
- Schematic Transient simulations



CHANNEL Mismatch

PVT Schematic Transient Results


| Parameters | Units | CHANNEL V5 | | |
|----------------------------|-------|------------|-------|-------|
| | | Nominal | PVT | |
| | | | min | max |
| Peak Voltage Preamp | mV | 5.042 | 4.43 | 5.291 |
| Peaking Time Preamp | ns | 7.68 | 6.448 | 9.945 |
| Peak Voltage DA1 | mV | 12.66 | 9.936 | 15.17 |
| Peaking Time DA1 | ns | 9.252 | 7.905 | 11.61 |
| Peak Voltage DA2 | mV | 38.57 | 27.61 | 49.4 |
| Peaking Time DA2 | ns | 10.18 | 8.751 | 12.64 |
| Peak Voltage DA3 | mV | 86.3 | 58.23 | 116.1 |
| Peaking Time DA3 | ns | 12.79 | 11.13 | 15.24 |
| Peak Voltage Buffer Input | mV | 86.57 | 58.53 | 116.3 |
| Peaking Time Buffer Input | ns | 12.79 | 11.13 | 15.41 |
| Peak Voltage Buffer Output | mV | 43.42 | 21.48 | 64.79 |
| Peaking Time Buffer Output | ns | 13.89 | 11.84 | 16.71 |

- Including switches to disconnect the buffer

CHANNEL Mismatch

Buffer ON – DA3 Signal

- Transient Simulations
 - With Buffer
 - Without Buffer
- Buffer ON
- Minimum Input Charge
- Calibre Extracted
- DA3 Output Signals




| | Peak Voltage | Peaking Time |
|-----------------------|--------------|--------------|
| DA3 Output of CH0-CH6 | 84mV | 13.4ns |
| DA3 Output of CH7 | 78.36mV | 14.5ns |
| Buffer Input | 78.55mV | 14.5ns |
| Buffer Output | 37.9mV | 16.4ns |

CHANNEL Mismatch

Buffer OFF – DA3 Signal

- Transient Simulations
 - With Buffer
 - Without Buffer
- Buffer OFF
- Minimum Input Charge
- Calibre Extracted
- DA3 Output Signals




| | Peak Voltage | Peaking Time |
|-----------------------|--------------|--------------|
| DA3 Output of CH0-CH7 | 84 mV | 13.4 ns |
| Buffer Input | 0 mV | - |
| Buffer Output | 0 mV | - |


CHANNEL Mismatch

MPI Measurements

- The spread of internal offset of channels is extremely low – 4mV. Channel 7 is in range with other channels.



- Enabling analog output on channel 7 adds very little load – effectively shifting threshold by 5mV




DESIGN REVIEW

Outline

- ASDv4 Fixing Activities
 - Substrate Noise
 - Channel Mismatch
 - Deadtime ←←←
- ASDv5 Issues
 - Jtag Serial Data Interface
 - Integration Gate
- New CSPreamp

DeadTime Issue

Introduction



- DeadTime is proportional to $\Delta V = vDTP - vDTN = R \cdot I$
 - \rightarrow proportional to a current (I)
- Each Channel has a Phase Generator Block with 2 voltages coming from Common Block (vDTP and vDTN)
- The Distance between each Channel and Common Block is variable
 - Mismatch between two different channels in terms of
 - Current
 - DeadTime


DeadTime Issue

Solution – SCH. Simulation

- LOCAL DeadTime Generation

| PARAMETER | VALUES |
|---------------------|-------------|
| Hysteresys | 0 |
| Threshold2 | 7 |
| Threshold1 | 118 → -19mV |
| Integration Gate | 8 |
| Rundown Code | 4 |
| DeadTime | 0 - 7 |
| Input Charge | 5fC |
| Period Input Charge | 400ns |

| Word Codes | Values |
|------------|----------------|
| 0 | 13.77ns |
| 1 | 148.1ns |
| 2 | 263.4ns |
| 3 | 372.8ns |
| 4 | 479ns |
| 5 | 582.7ns |
| 6 | 684.5ns |
| 7 | 784.9ns |



DeadTime Issue

PT Simulations

PT simulations with



- Process variation (ss, sf, fs, ff, tt)
- Temperature variation (-40°, 27°, 120°)
- Maximum and Minimum DeadTime Codes

| Word Codes | Nominal Values | Process / Temperature | |
|------------|----------------|-----------------------|----------------|
| | | Min. Values | Max. Values |
| 0 | 13.77ns | 9.609ns | 20.19ns |
| 1 | 148.1ns | - | - |
| 2 | 263.4ns | - | - |
| 3 | 372.8ns | - | - |
| 4 | 479ns | - | - |
| 5 | 582.7ns | - | - |
| 6 | 684.5ns | - | - |
| 7 | 784.9ns | 732.3ns | 839.2ns |

DeadTime Issue

MPI Measurements

Dead time vs. dead time code: fixed



Similar behaviour of the ADC reading (trailing-leading edge) vs. run-down current code

DESIGN REVIEW


Outline

- ASDv4 Fixing Activities
 - Substrate Noise
 - Channel Mismatch
 - Deadtime
- ASDv5 Issues
 - Jtag Serial Data Interface ←←←
 - Integration Gate
- New CSPreamp

JTAG Serial Data Interface

Version5 Issues

- Hysteresis bit setting
 - Once '1111' word code is set
 - Problem with the reset to '0000'
 - Chip Switch OFF is necessary
- ASD2v6 JTAG Interface:
 - Same Interface Cells for each Bit
 - DACs interface optimization




| CASE1 | |
|-----------------|------------------|
| INPUT WORD CODE | OUTPUT WORD CODE |
| 1111 | 1111 ☺ |
| 0000 | 1111 ☹ |
| 0110 | 1111 ☹ |
| 1111 | 1111 ☺ |
| 0000 | 1111 ☹ |
| 0110 | 1111 ☹ |

| CASE2 | |
|-----------------|------------------|
| INPUT WORD CODE | OUTPUT WORD CODE |
| 0000 | 0000 ☺ |
| 0000 | 0001 ☹ |
| 0110 | 0111 ☹ |
| 1111 | 1111 ☺ |
| 0000 | 1111 ☹ |
| 0110 | 1111 ☹ |

JTAG Serial Data Interface


Schematic Simulation Results (1/2)



- JTAG Interface V6
 - SOUT signal is delayed SIN one
 - Input and Output signals are the same 😊

JTAG Serial Data Interface

Schematic Simulation Results (2/2)



- 10 different word codes (shown in next slide) have been used as input
 - All words are correct
 - All words are received correctly by DACs
 - Fan-out problem for hysteresis bits have been solved
 - Problem resulting in the replacement of the custom interfaces with standard ones
 - → Input of hysteresis block has been optimized

JTAG Serial Data Interface

Transmitted Word Codes

| # | [b0:b15] | [b16] | [b17:b19] | [b20:b23] | [b24:b26] | [b27:b30] | [b31:b33] | [b34:b41] | [b42:b54] |
|----|------------------|-------|-----------|-----------|-----------|-----------|-----------|-----------|--------------|
| 1 | 0000000000000000 | 0 | 000 | 0000 | 000 | 0000 | 000 | 00000000 | 000000000000 |
| 2 | 0101010101010101 | 0 | 101 | 0101 | 010 | 1010 | 101 | 01010101 | 010101010101 |
| 3 | 0000000000000000 | 0 | 000 | 0000 | 000 | 0000 | 000 | 00000000 | 000000000000 |
| 4 | 0000000000000000 | 0 | 111 | 0111 | 110 | 1111 | 111 | 01111011 | 000000000100 |
| 5 | 0000000000000000 | 0 | 111 | 0111 | 110 | 1001 | 111 | 01111011 | 000000000100 |
| 6 | 0000000000000000 | 0 | 111 | 0111 | 110 | 0110 | 111 | 01111011 | 000000000100 |
| 7 | 0000000000000000 | 0 | 111 | 0111 | 110 | 0000 | 111 | 01111011 | 000000000100 |
| 8 | 0000000000000000 | 0 | 111 | 0111 | 110 | 1010 | 111 | 01111011 | 000000000100 |
| 9 | 0000000000000000 | 0 | 111 | 0111 | 110 | 1000 | 111 | 01111011 | 000000000100 |
| 10 | 0000000000000000 | 0 | 111 | 0111 | 110 | 0001 | 111 | 01111011 | 000000000100 |

| | | | | | | | | | |
|---------------------------|--------------|----------|---|--|------------------------------|---|-------------------------------------|---------|---|
| ↓ | ↓ | ↓ | ↓ | ↓ | ↓ | ↓ | ↓ | ↓ | ↓ |
| Channel Mode (CH0-CH7) | Chip Mode | DeadTime | Wilkinson ADC Integration Gate | Wilkinson ADC Rundown Current | Hysteresis DAC (DISC1) | Wilkinson ADC Threshold DAC (DISC2) | Main Threshold DAC (DISC1) | No Used | |

- Correct trasmission of all the word codes
- Hysteresis bits NOT AFFECT by '1111' setting

DESIGN REVIEW

Outline


- ASDv4 Fixing Activities
 - Substrate Noise
 - Channel Mismatch
 - Deadtime
- ASDv5 Issues
 - Jtag Serial Data Interface
 - Integration Gate ←←←
- New CSPreamp

IntegrationGate Uniformity

Version5 Issue

- One variable resistor shared between the 8 Channels
- Integration gate width generation through a current I_{INT_GATE}

$$I_{INT_GATE} = \frac{v_{GWP} - v_{GWN}}{R_{INT_GATE}}$$



IntegrationGate Uniformity

Version5 Solution

- One variable resistor for each channel has been inserted
 - Local Integration Gate generation
- Integration gate width generation through a current I_{INT_GATE}

$$I_{INT_GATE} = \frac{v_{GWP} - v_{GWN}}{R_{INT_GATE}}$$





Fig. 7 - Integration Gate Voltage generator symbol (on the left) and schematic (on the right).

IntegrationGate Uniformity

PEX Integration Gate Width



- 16 transient post-layout simulations
- User MDT Manual specification:
 - Range: 8ns – 45ns
 - LSB: ~2.5ns
 - Resolution: 4 bits

| Corner | dintgate0 | dintgate1 | dintgate2 | dintgate3 | PEX_integration_width |
|--------|-----------|-----------|-----------|-----------|-----------------------|
| C1_0 | 0 | 0 | 0 | 0 | 8.015n |
| C1_1 | 1 | 0 | 0 | 0 | 11.03n |
| C1_2 | 0 | 1 | 0 | 0 | 13.86n |
| C1_3 | 1 | 1 | 0 | 0 | 16.53n |
| C1_4 | 0 | 0 | 1 | 0 | 19.17n |
| C1_5 | 1 | 0 | 1 | 0 | 21.67n |
| C1_6 | 0 | 1 | 1 | 0 | 24.17n |
| C1_7 | 1 | 1 | 1 | 0 | 26.59n |
| C1_8 | 0 | 0 | 0 | 1 | 29.08n |
| C1_9 | 1 | 0 | 0 | 1 | 31.32n |
| C1_10 | 0 | 1 | 0 | 1 | 33.75n |
| C1_11 | 1 | 1 | 0 | 1 | 36.06n |
| C1_12 | 0 | 0 | 1 | 1 | 38.45n |
| C1_13 | 1 | 0 | 1 | 1 | 40.69n |
| C1_14 | 0 | 1 | 1 | 1 | 42.99n |
| C1_15 | 1 | 1 | 1 | 1 | 45.21n |

DESIGN REVIEW

Outline

- ASDv4 Fixing Activities
 - Substrate Noise
 - Channel Mismatch
 - Deadtime
- ASDv5 Issues
 - Jtag Serial Data Interface
 - Integration Gate ←←←
- New CSPreamp

New CSPreamp

CSPreamp_V5 Cadence Scheme




Fig. 8 – CSPreamp Cadence Scheme.

New CSPreamp

CSPreamp_V5 Scheme (1/2)





Fig. 9 – CSPreamp Fully Differential Transistor Level Scheme.

New CSPreamp

CSPreamp_V5 Scheme (2/2)



| MOS | W/L | g_m [mA/V] | r_{DS} [kΩ] |
|-----------------|-------------|-----------------|------------------|
| M1 _A | 2mm/400nm | 34.36 | 1.03 |
| M1 _B | 2mm/400nm | 33.36 | 0.978 |
| M2 _A | 150μm/400nm | 17.38 | 3.14 |
| M2 _B | 150μm/400nm | 16.74 | 2 |
| M3 | 928μm/3μm | 18.41 | 505.7 |
| M4 | 80μm/500nm | 1.187 | 118 |
| M5 | 16μm/3μm | 0.348 | 1.22 |

Fig. 10 – CSPreamp Transistor Level Scheme.

- Current Consumption → 3.94mA
- Power Consumption @ 3.3V of Supply Voltage → 13mW
- DC Open Loop Gain

- $20 \cdot \log_{10}(g_{m_{M1B}} \cdot R_{OUT}) = 20 \cdot \log_{10}(g_{m_{M1B}} \cdot (R_L \parallel R_{M2B-M1B} \parallel R_{IB})) \cong 50dB$

- With

- $R_L = 20k\Omega$
- $R_{M2B-M1B} = g_{m_{M2B}} \cdot r_{DS_{M2B}} \cdot r_{DS_{M1B}} \cong 32.7k\Omega$
- $R_{IB} \cong 46.3k\Omega$

New CSPreamp

CSPreamp_V5 Responses




Fig. 11 – v_{OUT}/q_{IN} and Z_{IN} (Input Impedance) Frequency Responses.

New CSPreamp

CSPreamp_V5 Loop Gain Frequency Response




Fig. 12 – CSPreamp Loop Gain Frequency Response.

New CSPreamp

CSPreamp_V5 PSRR





Fig. 13 – CSPreamp and Supply Frequency Responses, Power Supply Rejection Ratio.

New CSPreamp

Frequency Response of Supply Signal Comparison



THANKS FOR THE ATTENTION!

BACK-UP SLIDES

Outline

- Differential Amplifiers ←←←
 - Generic Scheme
 - DA1
 - DA2
 - DA3
 - Chain Frequency Responses
 - Transient Signals
 - Noise Performance
- ToT Mode (DISC1 Output)
- ADC Mode (DISC2 Output)
- Layout Comparison
- Power Consumption Comparison

DIFFERENTIAL AMPLIFIERS

Generic Differential Amplifiers Scheme




Fig. 14 – DAi Transistor Level Scheme.

DIFFERENTIAL AMPLIFIERS

DA₁ Scheme




Fig. 15 – DA₁ Transistor Level Scheme.

| MOS | W/L | g_m [mA/V] | r_{DS} [k Ω] |
|-----|------------------|-----------------|---------------------------|
| M1 | 30 μ m/400nm | 2.987 | 10.58 |
| M2 | 30 μ m/900nm | 1.897 | 41.74 |
| M3 | 90 μ m/900nm | 1.657 | 174.33 |
| M4 | 15 μ m/400nm | 0.296 | 0.133 |
| M5 | 45 μ m/400nm | 0.108 | 0.114 |

| IMPEDANCEs | VALUEs |
|------------|----------------|
| Z1 | 1.34k Ω |
| Z2 | 6.26k Ω |

| CURRENTs | VALUEs |
|-----------|---------------|
| $I_1=I_2$ | 293.5 μ A |

- Current Consumption \rightarrow 0.746mA
- **Power Consumption @ 3.3V of Supply Voltage \rightarrow 2.46mW**

DIFFERENTIAL AMPLIFIERS

DA₂ Scheme




Fig. 16 – DA₂ Transistor Level Scheme.

| MOS | W/L | g_m [mA/V] | r_{DS} [k Ω] |
|-----|------------------|-----------------|---------------------------|
| M1 | 90 μ m/400nm | 4.477 | 8.772 |
| M2 | 30 μ m/900nm | 1.898 | 40.13 |
| M3 | 90 μ m/900nm | 1.659 | 173 |
| M4 | 15 μ m/400nm | 0.288 | 0.130 |
| M5 | 45 μ m/400nm | 0.111 | 0.114 |

| IMPEDANCEs | VALUEs |
|------------|----------------|
| Z1 | See Fig. 17 |
| Z2 | 6.26k Ω |

| CURRENTs | VALUEs |
|-----------|---------------|
| $I_1=I_2$ | 294.4 μ A |




Fig. 17 – Z1 Impedance Scheme of DA2 Block.

- Current Consumption \rightarrow 0.748mA
- **Power Consumption @ 3.3V of Supply Voltage \rightarrow 2.47mW**

DIFFERENTIAL AMPLIFIERS

DA₃ Scheme




Fig. 18 – DA₃ Transistor Level Scheme.

| MOS | W/L | g_m [mA/V] | r_{DS} [kΩ] |
|-----|------------|-----------------|------------------|
| M1 | 30µm/400nm | 2.995 | 12.13 |
| M2 | 30µm/900nm | 1.89 | 35.93 |
| M3 | 90µm/900nm | 1.655 | 174.3 |
| M4 | 15µm/400nm | 0.288 | 0.130 |
| M5 | 45µm/400nm | 0.110 | 0.115 |

| IMPEDANCEs | VALUEs |
|------------|-------------|
| Z1 | See Fig. 19 |
| Z2 | 9.47kΩ |

| CURRENTs | VALUEs |
|-----------|---------|
| $I_1=I_2$ | 293.1µA |



Fig. 19 – Z1 Impedance Scheme of DA₃ Block.

- Current Consumption → 0.745mA
- Power Consumption @ 3.3V of Supply Voltage → 2.45mW

DIFFERENTIAL AMPLIFIERS

Chain Frequency Responses




Fig. 20 – Channel Frequency Responses.

- Full Chain Frequency Response:
 - Peak of 76dB @ 5MHz
 - Bandwidth from 1.4MHz to 17.4MHz

DIFFERENTIAL AMPLIFIERS

Transient Signals




Fig. 22 – Input Nets used in Design.




Fig. 21 – Output Signals from Transient Simulation.

| Input Signal Features: | | Output Signal Features: | | |
|------------------------|--------------|-------------------------|-----------------|-------------------|
| | | STAGE | V_{PEAK} [mV] | Peaking Time [ns] |
| C_D | 60pF | CSPreamp | 5.04 | 7.6 |
| ΔT_P | 3ns | DA1 | 12.66 | 9.2 |
| ΔI_{IN} | 1.67 μ A | DA2 | 38.57 | 10.16 |
| q_{IN} | 5fC | DA3 | 86.03 | 12.8 |
| q_{in} Arrival Time | 100ns | | | |

DIFFERENTIAL AMPLIFIERS

DA₃ Output for Different Input Charges




Fig. 23 – Input Nets used in Design.




Fig. 24 – Output Signals from Transient Simulation.

| Input Signal Features: | |
|------------------------------|--------|
| C _D | 60pF |
| ΔT _P | 3ns |
| ΔI _{IN_MIN} | 1.67μA |
| ΔI _{IN_MAX} | 35μA |
| q _{IN_MIN} | 5fC |
| q _{IN_MAX} | 105fC |
| q _{in} Arrival Time | 100ns |

DIFFERENTIAL AMPLIFIERS

DA₃ Peak Voltage





Fig. 25 – DA₃ Peak Voltage with Different Input Charges (up to 105fC)

- Sensitivity @ DA₃ Output → about 14mV/fC
- Peaking Time Delay → ≤13ns

DIFFERENTIAL AMPLIFIERS

Chain Noise Power Spectral Density



- Noise at DA3 Output
- Integrated Noise $\rightarrow 10.5\text{mV}_{\text{RMS}}$

BACK-UP SLIDES

Outline

- Differential Amplifiers
 - Generic Scheme
 - DA1
 - DA2
 - DA3
 - Chain Frequency Responses
 - Transient Signals
 - Noise Performance
- ToT Mode (DISC1 Output) ←←←
- ADC Mode (DISC2 Output)
- Layout Comparison
- Power Consumption Comparison

ToT MODE

DISC1




Fig. 26 - Discriminator1 Cadence Scheme.

ToT MODE

DISC1 Output






Fig. 27 - Discriminator1 Transistor Level Scheme.

- Mirror Input Stage
- Static Current Consumption → about 1.4mA
- Local Hysteresis Generation:
 - 20μA of LSB
 - 300μA of Range
 - 4bit Resolution



ToT MODE

DISC1 Output



DISC1 Output

DA₃ Output




BACK-UP SLIDES

Outline

- Differential Amplifiers
 - Generic Scheme
 - DA1
 - DA2
 - DA3
 - Chain Frequency Responses
 - Transient Signals
 - Noise Performance
- ToT Mode (DISC1 Output)
- ADC Mode (DISC2 Output) ←←←
- Layout Comparison


Power Consumption Comparison ADC MODE

Wilkinson ADC Operating Principle



ADC MODE

Wilkinson ADC Operating Principle




Rundown
Local
Generation

- Local Generation of Programmable Parameters:
 - Rundown Current (in Wilkinson Cell→ASDv4)
 - Integration Gate Width (in Wilkinson Phase Gen→ASDv6)
 - DeadTime (in Wilkinson Phase Gen→ASDv5)
- Channel Matching Improvement

ADC MODE


Wilkinson ADC Signals (q_{IN} range = 5fC – 105fC)



- q_{IN} range: 5fC – 105fC
- Step Size: 10fC

ADC MODE

Wilkinson ADC Signals (q_{IN} range = $5fC - 105fC$)



Wilkinson Outputs


C_H Charge/Discharge

Integration Impulses

Rundown Impulses

ADC MODE


Wilkinson ADC Characteristic



| Parameter | Value |
|--------------------|--------------|
| q_{IN} Range | 5fC – 105fC |
| q_{IN} Step Size | 10fC |
| ADC Width Range | 70ns – 230ns |

ADC MODE

Wilkinson ADC Signals –Transient Noise



- $q_{IN_MIN}=5fC$, $q_{IN_MAX}=100fC$
- Threshold1 Voltage \rightarrow 19mV
- Threshold2 Voltage \rightarrow -31mV


BACK-UP SLIDES

Outline

- Differential Amplifiers
 - Generic Scheme
 - DA1
 - DA2
 - DA3
 - Chain Frequency Responses
 - Transient Signals
 - Noise Performance
- ToT Mode (DISC1 Output)
- ADC Mode (DISC2 Output)
- Layout Comparison ←←←
- Power Consumption Comparison

LAYOUT

Version4




2.2mm

2.9mm

- Area → 6.38mm²

Version5




2.26mm

3.38mm

- Area → 7.64mm²
- +19.7% due to BFMOAT introduction and supplies separation


LAYOUT

PADRING V4



70 Pads

PADRING V5



74 Pads



LAYOUT

Pin List V4 – 70 Pins

| BLOCK | PIN NAME | DESCRIPTION | TYPE | # | I/O INTERFACE |
|-------------------------------------|---------------|--------------------------------|-------------|----|--|
| JTAG Serial Interface 6 PADS | SCLK | Clock Line | Digital In | 1 | Vpulse Generator |
| | SIN | Load Control Line | Digital In | 1 | Vbit Generator |
| | SDOWN | Down Control Line | Digital In | 1 | Vpulse Generator |
| | SHIFT | Shift Control Line | Digital In | 1 | Vpulse Generator |
| | SLOAD | Data Line | Digital In | 1 | Vpulse Generator |
| | SOUT | Data Line | Digital Out | 1 | noConn Instance |
| MDT-ASD V4 Channel 32 PADS | <ina0:ina7> | Positive Channel Input | Analog In | 8 | 1 nF Cap or Current Generator in parallel with 60 pF Cap |
| | <inb0:inb7> | Negative Channel Input | Analog In | 8 | 470 pF Cap |
| | <outa0:outa7> | Positive Channel Output | Analog Out | 8 | Input 'A' LVDS Termination |
| | <outb0:outb7> | Negative Channel Output | Analog Out | 8 | Input 'B' LVDS Termination |
| Channel#7 Buffer 2 PADS | anaa | DA _{30a} of Channel#7 | Analog Out | 1 | 1 pF Cap |
| | anab | DA _{30b} of Channel#7 | Analog Out | 1 | 1 pF Cap |
| Current Channels Generator 1 PAD | IBIAS_10 μA | Current Generator | Analog In | 1 | Current Generator of 10 μA ± 5 % |
| Supplies 29 PADS | <vdd1:vddq> | Supply Voltage | Analog In | 10 | DC-Voltage Generator of 3.3 V ± 5 % |
| | <sub1:subq> | Ground Voltage | Analog In | 7 | DC-Voltage Generator of 0V |
| | <gnd1:gndq> | Ground Voltage | Analog In | 12 | DC-Voltage Generator of 0V |

Pin List V5 – 74 Pins

| BLOCK | PIN NAME | DESCRIPTION | TYPE | # | I/O INTERFACE |
|----------------------------------|---------------------|--------------------------------|-------------|----------------------------|---|
| JTAG Serial Interface 8 PADS | SCLK | Clock Line | Digital In | 1 | Vpulse Generator |
| | SIN | Load Control Line | Digital In | 1 | Vbit Generator |
| | SDOWN | Down Control Line | Digital In | 1 | Vpulse Generator |
| | SHIFT | Shift Control Line | Digital In | 1 | Vpulse Generator |
| | SLOAD | Data Line | Digital In | 1 | Vpulse Generator |
| | SOUT | Data Line | Digital Out | 1 | noConn Instance |
| | VDD_JTAG | JTAG Supply Voltage | Analog In | 1 | DC-Voltage Generator of 3.3 V ± 5 % |
| GND_JTAG | JTAG Ground Voltage | Analog In | 1 | DC-Voltage Generator of 0V | |
| MDF-ASD V4 Channel 55 PADS | <ina0:ina7> | Positive Channel Input | Analog In | 8 | 1nF Cap or Current Generator in parallel with 60 pF Cap |
| | <inb0:inb7> | Negative Channel Input | Analog In | 8 | 470 pF Cap |
| | <outa0:outa7> | Positive Channel Output | Analog Out | 8 | Input 'A' LVDS Termination |
| | <outb0:outb7> | Negative Channel Output | Analog Out | 8 | Input 'B' LVDS Termination |
| | VDD_1 | CSPreamp Supply Voltage | Analog In | 5 | DC-Voltage Generator of 3.3 V ± 5 % |
| | GND_1 | CSPreamp Ground Voltage | Analog In | 4 | DC-Voltage Generator of 0V |
| | VDD_2 | Analog Section Supply Voltage | Analog In | 2 | DC-Voltage Generator of 3.3 V ± 5 % |
| | GND_2 | Analog Section Ground Voltage | Analog In | 2 | DC-Voltage Generator of 0V |
| | VDD_3 | Digital Supply Voltage | Analog In | 2 | DC-Voltage Generator of 3.3 V ± 5 % |
| | GND_3 | Digital Ground Voltage | Analog In | 2 | DC-Voltage Generator of 0V |
| | VDD_A | MUX-LVDS Supply Voltage | Analog In | 2 | DC-Voltage Generator of 3.3 V ± 5 % |
| | VSS_A | MUX-LVDS Ground Voltage | Analog In | 2 | DC-Voltage Generator of 0V |
| | VDD_X | Common Block Supply Voltage | Analog In | 1 | DC-Voltage Generator of 3.3 V ± 5 % |
| | GND_X | Common Block Ground Voltage | Analog In | 1 | DC-Voltage Generator of 0V |
| Channel#7 Buffer 2 PADS | anaa | DA _{30a} of Channel#7 | Analog Out | 1 | 1 pF Cap |
| | anab | DA _{30b} of Channel#7 | Analog Out | 1 | 1 pF Cap |
| | VDD_BUFF | Buffer Supply Voltage | Analog In | 1 | DC-Voltage Generator of 3.3 V ± 5 % |
| | VDD_BUFF | Buffer Ground Voltage | Analog In | 1 | DC-Voltage Generator of 0V |
| | BIT_BUFF | Buffer Power ON bit | Digital In | 1 | Vpulse Generator |
| External Bias 3 PADS | Ib_10 u | Current Generator | Analog In | 1 | Current Generator of 10 μA ± 5 % |
| | VDD_BIAS | External Bias Supply Voltage | Analog In | 1 | DC-Voltage Generator of 3.3 V ± 5 % |
| | GND_BIAS | External Bias Ground Voltage | Analog In | 1 | DC-Voltage Generator of 0V |
| Supplies 3 PADS | VDD_PAD | Padding Supply Voltage | Analog In | 1 | DC-Voltage Generator of 3.3 V ± 5 % |
| | GND_PAD | Padding Ground Voltage | Analog In | 1 | DC-Voltage Generator of 0V |
| | GP | Padding Ground Plane | Analog In | 1 | DC-Voltage Generator of 0V |

BACK-UP SLIDES

Outline

- Differential Amplifiers
 - Generic Scheme
 - DA1
 - DA2
 - DA3
 - Chain Frequency Responses
 - Transient Signals
 - Noise Performance
- ToT Mode (DISC1 Output)
- ADC Mode (DISC2 Output)
- Layout Comparison
- Power Consumption Comparison ←←←

POWER CONSUMPTION

Version 4

| Name | Description | Value | |
|-------------------|---|---|--------|
| I _{VDD1} | CSP External Bias | 8x3.9mA=31.2mA 90.77μA | 31.3mA |
| I _{VDD2} | Channel Bias Hysteresis Block DA1 DA2 DA3 DA4 Wilkinson | 8x0.653mA=5.22mA 8x82.05μA=0.656mA 8x0.744mA=5.95mA 8x0.746mA=5.97mA 8x0.743mA=5.94mA 8x0.739mA=5.91mA 8x1.57mA=12.56mA | 42.2mA |
| I _{VDD3} | DISC1 DISC2 Wilkinson Phase Gen | 8x1.22mA=9.76mA 8x1.56mA=12.48mA 8x0.66mA=5.28mA | 27.5mA |
| I _{VDD4} | Common Block Jtag MUX | 1.11mA 45.94nA 8x1.06nA | 1.1mA |
| I _{VDDQ} | CH7 Buffer LVDS | 11.21mA 8x6.14mA=49.12mA | 60.3mA |

- Total Current Consumption: 162mA → 535mW @ 3.3V Supply Voltage
- Termination: 100Ω
- Channel Current Consumption $\approx (I_{VDD1}+I_{VDD2}+I_{VDD3})/8+I_{MUX}+I_{LVDS}\approx 18.76\text{mA}$
→→→ 61.9mW/channel

POWER CONSUMPTION

Version 5

| Name | Description | Value |
|-----------------------|--|---------|
| I _{VDD1} | CSP | 31.5mA |
| I _{VDD2} | Channel Bias DA1 DA2 DA3 DA4 | 28.7mA |
| I _{VDD3} | Hysteresis Block DISC1 DISC2 Wilkinson Wilkinson Phase Gen | 42mA |
| I _{VDDA} | MUX - LVDS | 49.1mA |
| I _{VDDX} | Common Block | 1.11mA |
| I _{VDD_BUFF} | CH7 Buffer | 10.57mA |
| I _{VDD_JTAG} | Jtag Interface | 45.9nA |
| I _{VDD_BIAS} | External Bias | 90.8μA |
| I _{VDD_PAD} | Padring | 303.3nA |

- Total Current Consumption: 163mA → 538mW @ 3.3V Supply Voltage
- Termination: 100Ω
- Channel Current Consumption = $(I_{VDD1}+I_{VDD2}+I_{VDD3}+I_{VDDA})/8=18.9\text{mA}$
→→→ 62mW/channel

POWER CONSUMPTION Comparison

| | Values | | |
|---|---------|---------|----------|
| | ASD2_V4 | ASD2_V5 | ASD_V6 |
| Total Current Consumption | 162mA | 163mA | 164mA |
| Channel ¹ Current Consumption | 18.7mA* | 18.9mA* | 19.05mA* |
| Channel ² Current Consumption | 12.56mA | 12.76mA | 12.91mA |
| Total Power Consumption @3.3V of Supply Voltage | 535mW | 538mW | 541mW |
| Channel ¹ Power Consumption @3.3V of Supply Voltage | 61.9mW | 62mW | 62.86mW |
| Channel ² Power Consumption @3.3V of Supply Voltage | 41.44mW | 42.10mW | 42.6mW |

ASD1 Channel Power Consumption → ~35mA @3.3V of Supply Voltage

- * 32.7% LVDS
- 21% CSP
- 20.2% Wilkinson ADC
- 16% DAI_{i=1,2,3,4} chain
- 6.5% DISC

¹ Including CSP+DA1+DA2+DA3+DA4+DISC1+WILKINSON ADC+MUX+LVDS

² Including CSP+DA1+DA2+DA3+DA4+DISC1+WILKINSON ADC