ONSEN (Online Selector Nodes)

Dennis Getzkow², Thomas Geßler², Wolfgang Kühn², Jens Sören Lange², Klemens Lautenbach², Zhen-An Liu¹, Björn Spruck³, Jingzhou Zhao¹, (Leonard Koch², David Münchow²), ¹IHEP Beijing, ²Univ. Giessen, ³Univ. Mainz



や 風 科学 花為 能 約 沿 湖宏 所 Institute of High Energy Physics Chinese Academy of Sciences
UNIVERSI GIESSEN





Outline

- Overview of PXD DAQ
- ONSEN
 - Hardware status
 - Full system test at Giessen, results
 - Processing basf2 events in ONSEN
 - Answer to questions, raised in BPAC report 10/2016

PXD DAQ Overview



S. Lange | PXD DAQ | Readout Overview and ONSEN — BPAC 10/2017

PXD DAQ parameters

Trigger 30 kHz

(1/3 accept, 2/3 reject)

 \leq 3% PXD occupancy

data input \leq 21.6 GB/s

ROI selection

(region of interest) HLT (SVD+CDC), PC farm DATCON (SVD only), FPGA logical OR (on ONSEN) data reduction factor ≥ 10



ONSEN 1/8 system



S. Lange | PXD DAQ | Readout Overview and ONSEN - BPAC 10/2017

Status of ONSEN hardware

ONSEN AMC card v4.0 (final) Virtex-5 FX70T 2 optical links (6.25 Gbps) GbE

DATCON AMC card

Virtex-5 LX50T

4 optical links (3.125 Gbps)

slow control / monitoring: IPMI add-on boards (Mainz)



Status of ONSEN hardware

ONSEN xTCA carrier card

v3.3 (final)

Virtex-4 FX60

(switcher

to ATCA backplane)

GbE

add-on:

RTM board

power supply board



AMC card mass production



S. Lange | PXD DAQ | Readout Overview and ONSEN — BPAC 10/2017

ONSEN hardware status

AMC v4.0					
10	KEK				
8	DESY				
4	IHEP (repair)				
21	Giessen				
43	(total)				



(status in VXD production database 12.10.2017)

- 33 AMC and 9 carrier to be sent to KEK for phase 3 will first be sent to DESY for PXD commissioning (testpattern and cosmic), then sent from DESY to KEK
- repair: 4+2 AMC cards, problem with flash must be fixed, no automatic bitstream booting
- repair: 1 carrier board, 1 backplane channel not working

ONSEN firmware: remapping

- introduced for PXD9 (1st time required in TB 04/2016)
- mirrored per 4 columns
- then mirrored per 64 columns
- 250 vs. 256 pixels
- different for PXD layer 1 and layer 2



ONSEN firmware: remapping

- implemented in basf2 unpacker (offline) in TB 04/2016
- implemented on Onsen (online) in TB 02/2017
 exact lookup tables on FPGA (no approximation)
 running stable in complete TB
- future: PXD online cluster finder will require remapping implemented on DHE (planned for phase 3)



There is one row alternating in DHP ID row-by-row

Full system test at Giessen



S. Lange | PXD DAQ | Readout Overview and ONSEN - BPAC 10/2017

Full system test, results

- 3 weeks testing (storing binary output data on SSD for crosscheck)
- 2 long runs over weekend
- Trigger rate ≤8 kHz (limited by DHC aurora line rate) requirement 30 kHz / 4 links/DHC = 7.5 kHz
- Data rate ~595 MB/s 540 MB/s is 3% occupancy
- Runs with HLT "send all" flag with reduced data rate of 600 Hz, send downscaled fraction of non-ROI processed (was problem in TB 2016)
 - No connection interrupts (backplane and external)
 - No buffer overflows (level ≤73%)
 - No framing errors, no data format errors
- Multiple start/stop without cold start
- Stable temperature in ATCA shelf (~60° C at FPGA)

Full system test, HLT related results

- "send ROIs" flag in HLT data (write also ROIs into the data stream for offline check) → no error
- HLT reject trigger → no error non-triggered data are removed in ONSEN, buffer is freed
- HLT trigger unordered \rightarrow no error
- HLT with fixed latency (τ =1 s) \rightarrow no mismatch
- HLT latency according to Belle distribution, ~10⁹ events (~8 hours, 30 kHz)
 - \rightarrow 7 mismatches
 - ightarrow 111 "no DHC data" (but possibly HLT arrives before data)



Full system test, backplane link problem

- phase 3 requires scaling of ONSEN carrier boards from 2 to 9
- problem: with merger firmware sending to multiple boards, all backplane links become unstable
- → crosstalk found between Ethernet IO and one MGT power supply (on the carrier board FPGA, not the backplane)
- solved by avoiding that link
 → use different ATCA slots
 (different FPGA pins)



Full system test, links Between carrier and AMCs

- Connection Carrier FPGA AMC FPGA uses serial (LVDS) links
- Serial clock is distributed from Carrier to AMCs
- Clock/data phase shift is compensated by delay, determined by tuning
- Problem: strong delay difference between Carrier/AMC combinations (due to routing)
- Problem: small temperature drift of the delay
- Solution: online self-calibration mechanism vary delay, check if link is up or not



ATCA backplane eye diagram



Processing basf2 MC physics events in ONSEN



occupancy 0.8% (forward), 0.4% (backward), incl. background BonnDAQ UDP limit 128 MB/s corresponds to 0.71% (30 kHz)

Processing basf2 MC physics events in ONSEN





Processing 5000 events (0.5 s of PXD data taking) and generate binary data required few days. VXDTF1. Background MC8.

Processing basf2 MC physics events in ONSEN



Klemens Lautenbach

- Line 363, 364, Section Event builder "The ONSEN buffering capabilities should checked against the maximum estimated fluctuations."
- HLT latency distribution from Belle ($\tau_{everage}=1$ s, $\tau_{max}=5$ sec) confirmed by Chunhua Li (Melbourne) with MC for Belle II (see next slide)
- Full system test at Giessen
 Worst case scenario: full data rate (3% occupancy), full trigger rate (30 kHz)

ightarrow no buffer overflows (level \leq 73%)

Belle II, HLT latency study

New results on HLT processing time, by Chunhua Li (Melbourne) 60.000 hadronic events (BB + udsc) For BGx2 only 4 events with t>5 s



A minor concern is the connection between the ONSEN and the Event Builder 2 PCs. This was shown to be very sensitive to fluctuations in occupancy and is believed to be caused by the lack of Ethernet flow-control in the firmware used by the ONSEN system to implement this link connecting the ONSEN to the readout PCs. This firmware is called SiTCP, which started out as a KEK project, but is now closed source, and therefore cannot be easily modified

Under such conditions the only way to avoid packet-loss is the use of a very deep buffer and expensive network switches in the Event Builder 2. Even those improvements do not guarantee lossless transmission under all circumstances.

Concerning the ONSEN communication, there are other simplified TCP/IP implementations for FPGAs available, both commercial and non-commercial¹ and the team is encouraged to consider changing the TCP/IP driver in the ONSEN output FPGA to use one of those. This would greatly ease the burden on the network switches in the Event Builder 2, which also may reduce the cost².

BPAC Readout Integration Report, 10/2016, Question #2

- We contacted BeeBeans Technology, and very kindly received an SiTCP version (v11.0) which should recognize PAUSE frames
- This SiTCP version is installed in the present ONSEN firmware (e.g. for phase 2)
- Not tested yet, because test non-trivial
 - provoke network congestion
 - monitor, if PAUSE frames arrive
 - monitor, if SiTCP stops sending in such a case (monitor backpressure by SiTCP in chipscope ?)
 - compare old and new version of SiTCP
- Yamagata-san provided a test program to send PAUSE frames from a PC

TB 02/2017, positive results

- final ONSEN hardware
- 2 ROI selectors parallel (2 DHCs connected)
- Onsen and DHH systems running stable for ~10⁹ events per run up to 18 hours duration ~1500 sroot files, 3.5 TB 2-3kHz trigger rate (limited by DHC double trigger veto)
- online re-mapping (on Onsen) permanently switched on \rightarrow basically permanently ROI selection in TB 04/2016 only 1 run ($\sim 10^5$ events)

TB 02/2017, negative results

- 1. Onsen operation required cold restart for every run
 - re-upload FPGA bitstreams
 - otherwise trigger number mismatch
 - traced back to fragmented events from DHC, if ONSEN is reset, but DHC is not reset (DHC was not fully integrated in RC) not an ONSEN problem
- 2. Inconsistent states in PXD RC and global RC (READY or not-READY), in particular after Onsen cold restart
 - confusion for shift crew
 - traced back to 2 problems:
 - 2.1 software problem in global RC: updated state not interpreted in nsm-epics IOC not an ONSEN problem
 - 2.2 state of SiTCP connection between HLT or EB2 and ONSEN not clear ONSEN problem, but also HLT/EB2 problem

S. Lange | PXD DAQ | Readout Overview and ONSEN — BPAC 10/2017

TB 02/2017, negative results

- Solutions to problem of unknown SiTCP connection status
- FIN ACK sequence implemented and tested on ONSEN SiTCP terminates the TCP connection correctly, if
 - run is terminated (by run control)
 - Linux (on Onsen embedded PowerPC) is shutdown
- RBCP sideband protocol
 - enables channel status monitoring
 - implemented in SiTCP (according to documentation and specification), but not tested yet
 - monitoring must be done from the receiver side (HLT or EB2), as SiTCP connection is initiated from receiver
 - agreed with DAQ group, on TODO list

ONSEN "sanitizer"

Protection of ONSEN against errors from other subsystems Test system: copy of DESY setup with additional data fork inducing errors (intentionally) from other systems

invalid CRC in HLT-, DATCON- oder DHH data
permanent "source ready" from DATCOM or DHC
1 st DHC start-of-frame missing
1 st DHC end-of-frame missing
every 8 th DHC start-of-frame missing
1 st 4 bytes of DHC frame missing
DHC restart during a run (CTRL-c while sending DHC data by netcat and then restart netcat)
send 2 (or more) DHC start \rightarrow event mismatch
send DHC end before DHC start
induced framing errors: interrupt locallink connection inside a frame (inside zero suppressed data),
then send a new event to Onsen
different run number in HLT and DHC frames
(but same trigger number, and only the 2 least significant bytes are checked)
1^{st} DHE start double in DHC data
send 2x same HLT data to merger
send HLT header word 2x to merger (with and w/o DATCON)
missing HLT magic word $(0xBE12DA7A + length of frame)$
non-valid ROI from HLT
send DHH data with wrong DHE ID sequence
send many (60-70) ROI
send many (100 frames in 1 event) DHH data

Dennis Getzkow

ONSEN firmware is now protected against 3 major external problems:

• invalid CRC in HLT frame

 \rightarrow Onsen merger blocked any further incoming HLT data

 fragmented DHC data (cut in the middle of zero suppressed data block)

 \rightarrow event fusion of 2 events (but no cold start required)

double DHC start

 \rightarrow event mismatch for all following events cold start required

Dennis Getzkow

Test: adding a 33th ROI

Event 1, DHE 1.1.1 / DHE 2

Event 1, DHE 1.1.1 / DHE 2





ONSEN emulator

- C++-Program by S. Reiter, PXD data reduction in software
- Loads test data from file (PXD/HLT/DATCON) (requires 0xBE12DA7A header)
- Similar memory management as ONSEN
- Processing time example 1000 events, 4% PXD occupancy = 780 MB pixel data ONSEN: j 2 seconds after sending HLT (1 Selector node) Emulator: (Intel i7 @ 3.4 GHz, 16 GB RAM): 11 min, 50 s with 1 thread (factor ≤355) 2 min, 40 s with 8 threads (factor <80)

Simon Reiter

ONSEN firmware version number in bitstream

- uses 32 bits of commit-hash from the firmware git repository
- 2 files are generated: 1 bitstream, 1 linux kernel (contains epics PV definitions)
 - hash is written into USR_ACCESS register (≥Virtex-5). ONSEN carrier board: reading on Virtex-4 non-trivial, only by JTAG (Impact).
 - hash is written in bitstream at a fixed adress at the end of the block-RAM. Can be read easily from PowerPC. Version is printed on console when booting and exported into epics PV. Can be logged into database: for every run it is fixed which firmware version.
 - 3. hash is written into version string of Linux kernel, when compiled. Kernel ELF file is also tagged with version (in addition to bitstream).
- similar mechanism for DHH:
 - $\bullet\,$ store timestamp and board number in USR_ACCESS

• write the same timestamp to a git tag to identify the commit S. Lange | PXD DAQ | Readout Overview and ONSEN — BPAC 10/2017

(cluster finder needs remapped co S. Lange | PXD DAQ | Readout Overview and ONSEN — BPAC 10/2017

Phase 3 preparations

- pedestal events (full frame events, in phase 2 recorded by BonnDAQ) requires FTSW-DHC communication (switch DHPT mode to memdump)
- load balancing, 5 → 4 requires RTM in DHC ATCA system requires ROI distribution system on ONSEN



- $\bullet\,$ hit-based format $\rightarrow\,$ cluster-based format
 - non-trivial data format change: start-of-cluster adress requires in remapped coordinates 10 bits, but only 8 bits reserved
 - $\bullet\,$ new logic in ONSEN: hit inside-cluster but outside-ROI $\rightarrow\,$ new cluster buffer in ROI selection
 - requires cluster finder on DHE
 - remapping must be changed from ONSEN to DHE (cluster finder needs remapped coordinates)

ROI distribution in phase 3



Uses additional "DHH ID filter" in front of ROI selector

(master thesis D. Getzkow)

S. Lange | PXD DAQ | Readout Overview and ONSEN - BPAC 10/2017

ROI distribution in phase 2



ONSEN future development

- why?
 - almost no spares, but Virtex-4/5 at some point not available anymore
 - FPGA resources at limit
 e.g. presently no multiport memory controller for 2nd 2GB
 DDR2 RAM
- when? probably 2021 (planned PXD upgrade)
- new carrier board development for PANDA (IHEP Beijing and Univ. Giessen) remain compatible with existing AMC
 - \rightarrow Kintex Ultrascale, next slide
- upgrade link from DHC to ONSEN cluster-based format will increase required bandwidth by 30-50% (10 bit SOC adress)

ONSEN future development

	Virtex-4 FX60 (CNCB)	Virtex-5 FX70T (xFP)	Kintex UltraScale 060 (Upgrade)
Registers	50k	44k	663k
LUTs	50k $ imes$ 4-input	44k $ imes$ 6-input	332k $ imes$ 6-input
DSP Slices	128	128	2760
BRAM	4 Mb	5 Mb	38 Mb
MGT	16 $ imes$ 6.5 Gbps	16 $ imes$ 6.5 Gbps	$32 imes 16.3 \; \text{Gbps}$
CPU	PPC405	PPC440	-

 CLUSTER RESCUE (high dE/dx → low p_T, no ROI) multilayer preceptron (input cluster size. cluster shape, seed charge, etc.) DHC or dedicated ONSEN carrier board

Belle II Onsen Confluence (wiki system)



here: Onsen User Guide (not completely finished) Onsen Ph. D. and master theses are on https://belle2.docs.org, googleable

Belle II Onsen Stash (git repository)

• Bro	wse Belle II ONSEN / onsen - DESY Stash - Ch	romium		008			
🗑 Bro	wse Belle II ONS ×			9			
$\leftarrow \rightarrow$	C 🔒 Secure https://stash.desy.de/projects/B	2ON/repos/onsen/browse		\$			
For quick access, place your bookmarks here on the bookmarks bar. Import bookmarks now							
= 5	Bitbucket Projects Repositories -		Search for code or repositories	a 🛛 🕰 💄			
æÎ	Belle II ONSEN / onsen						
	Source						
*	oburce						
L ⊕	₽ master - ··· onsen /			Browse Filter			
đ	buildroot						
-<	edk_repo/onsen						
¢	host_tools						
	linux						
	imisc in the second sec						
\$	node_tools						
$\boldsymbol{\nu}$	projects						
1	sdk_repo/bsp/device-tree_v0_00_x						
ü	.gitignore	Implement firmware tagging for bistreams and Linux		12 Jul 2017			
۰.	.gitmodules	Update of PV description		22 Sep 2017			
	iii .mailmap	Update mailmap with DESY e-mail addresses		02 Jun 2017			
>>	Makefile	Check for changes in required folders		25 Jul 2017			

https://stash.desy.de/projects/B20N/repos/onsen/browse automatic bitstream build (Xilinx planAhead installed on DESY servers) before phase 2: "release" (only event filter is missing) "super onsen" git clone \rightarrow checkout everything

S. Lange | PXD DAQ | Readout Overview and ONSEN — BPAC 10/2017

Belle II Onsen JIRA (issue management system)

• [8 🛱 [8 ← →	IO-36] Archiver List - DESY JIRA - Chromium IIO-36] Archiver Li × C a Secure https://agira.desy.de/projects/8	10/issues/B10-	-36?filter=allopenis:	sues						• • • • • • • • • • • • • • • • • • •
For qu	ick access, place your bookmarks here on the bo	okmarks bar.	Import bookmark	s now			Search	0 11	Other boo	kmarks
<u>, 99</u>	Open issues switch filter -	Duarus *	Create				Search	vi Vi	ew all issues and t	filters
 נק	Order by Priority ↓ ✓ BIO-36 Archiver List		Belle II ONSEN / E Archiver Lis	310-36 st					1 of 7	κ ⁷
lo. és	BIO-35 Cluster Format	✓ Edit	C Comment	Assign	More 👻 To Do	In Progress Workflow +	Deerle		🗠 🖓 Expor	t •
¢	BIO-34 Fluctuating 0.9V	Type: Priority:	v	Task Minor	Status:	IN PROGRESS (View Workflow)	Assignee:		Simon Patrik Reiter	
	BIO-9 OBI data collector on C-RORC BIO-32	: Labels:	No	one	Resolution:	Unresolved	Reporter:		Assign to me Simon Patrik Pelter	
	ROI distribution BIO-26 Clear free buffer	Descript Der Arc bis Beg	Description Der Archiver zum Loggen der PVs ist aktuell am KEK noch nicht in Betrieb, wird es aber bis Beginn von Phase 2 sein. Dafür sollten natürlich auch unsere PVs gelogt werden,						Vote for this i Start watching	ssue
~	BIO-10 Salartiva Channal Activation by IPM + Create issue	 jedoch i einmal : Bei Frag 	jedoch nicht alle, Im Conflierinon gibt es nur entsprechende Listen für jeder Node. Bite Watchers: 🛞 Saint war einmal zur Korrektur durchschauen, damit ich es bei Bedarf an Michael weiterleiten kann. Be Fragen zu den FVs oder falls noch was feht, einfach melden.						this issue	9
** >>	5	PS: Ich	PS: Ich hätte gerne von jedem ein OK in den Kommentaren!						26/Sep/17 6:36 A 27/Sep/17 3:36 A	м • •

BACKUP

If new SiTCP version does not recognize PAUSE frames

- Problem is non-fatal
 - Communication is lossless, as siTCP includes retransmission
 - The problem is nonfatal: worst case in case of switch overload, reminder: there is 4 GB buffer on Onsen. If Onsen buffer full, back-pressure BUSY is issued (stop triggers), but there is no abort condition or data drop
- Other solutions?
 - CMS solution is only for sending, not receiving, but we need to receive HLT data
 - Advantage of siTCP: light weight, FPGA resources 15-20%, more complex protocol would require (non-available) resources
 - Long-term solution: use TCP on a PC with PCIe cards, input 32 optical links, output 10G uplink to event builder prototype existing and tested at Giessen (ALICE C-RORC)

Test: HLT and DATCON ROis.

Event 16, DHE 1.1.2 / DHE 3



S. Lange | PXD DAQ | Readout Overview and ONSEN - BPAC 10/2017