

Technology at the HLL



Florian Schopper, MPE
for the HLL Technology Group

What technology do silicon pn-sensors require?

- **Maintain the purity** of FZ-Silicon ($\sim 10^{12}/\text{cm}^3$)
- Process **both wafer sides** equally carefully.
- **Wafer-scale detector** designs => extensive visual inspection and repair strategies




MPI-HLL is the only lab worldwide that does process pn-detectors with integrated readout electronics.





- *Reduction of Leakage Current*
 - Wafer Cleaning: automatic **wet bench**
- *Waferscale Devices*
 - Defect Inspection: **automatic inspection** microscope
- *Minimum Feature Size*
 - Polysilicon **dry etch** in existing PECVD chamber
- *Ion Implantation*
 - installed refurbished **Ion Implanter**

Automatic Wetbench





H_2SO_4 : organics
 HF : remove oxide
 NH_3 : remove particles
 HCl : metals






Results from Wetbench RCA clean

- excellent particle cleaning: less than 5 part > 200 nm
- stable surface metal concentration below detection limit (VPD-ICPMS)
- very good levels of leakage current in the fabrication



Manual Waferinspection is Timeconsuming



Every Mask is inspected:

- after Lithography
- after etching
- after resist removal

$6 \times 512 \times 1024 = 3,1 \text{ Mio}$ contact holes per ccd


Brightfield-Inspection compares one chip to the average of some others.

But: sometimes there are no others.


- large non-repetitive structures,
- any shapes allowed
- continuous design changes



the plan: compare a whole wafer to the average of some others



μ -tec Defectcheck 3000



rotatable camera

Laser autofocus

handling robot

x-y-table

Continuously
scanning
with electronic
shutter.

+computing
rack

Requirements and Methods

Once per wafer

- Camera rotation alignment
- Wafer coordinate system alignment
(Table accuracy $\sim 2\mu\text{m}$)

each frame


- frame alignment with subpixel resolution

each pixel

- calculate average, sdev, threshold
- compare



Pixelsize $0,5\ \mu\text{m}$ (or less)

=> **90 GB** of 8-Bit values per wafer $(3 \times 10^5)^2$
parallel computing => 20 min per wafer




problematic alignment at unconventional shapes

ccd frame




Polysilicon Technology




Feature sizes: wet etching of Polysilicon

Polysilicon is etched in a mixture of HNO_3 / HF .
No radiation damage, but severe disadvantages:



Single Wafer Spinetcher



remaining Si grains





mousebites



Homogeneity

Dependence of etch-speed
on surrounding structures
(3 μm meander structures at
different positions on chip)




=> **poor linewidth control**
(even worse for low-doped Poly)



Feature sizes: plasma etching of Polysilicon

Plasma etching with SF₆ at minimum Bias.

- > small physical (sputter) component.
- > less radiation damage
- > weak anisotropy
- > reasonable selectivity to Si₃N₄.




Existing High-Frequency (40MHz) PECVD
Deposition chamber can be used with SF₆ and O₂.



Copyright©2003 CLARYCON

Results from SF6-Etching


w15: center



w15: edge - 15mm


Homogeneity is improved by addition of small amount of O₂ -> we use LTO hardmask

Etchrate of Si₃N₄ -> we loose 1/3 to 1/2 of the layer




Results from SF6 etching

- structuring looks reasonably well,
- radiation damage needs to be quantified
- will be used for two wafers in pxd-6-1 (BELLE-2)




Why run our own implanter ?

- 1) Average time per Implant is 10 days
- 2) Handling is not optimized for backside protection
- 3) Uncertainty of supply




Medium current Implanters cover 2-750 keV, B, Ph, As

Overview of a medium current implanter



Axcelis 8250


System Layout



- Plasma Ion Source with Gas supply (evaporator possible)
- Electrostatic Quadrupol focussing
- Electrostatic scanner in x
- Electrostatic lens for angular correction
- Acceleration und Deceleration-mode.
- Angular Energy Filter

Ion Source overview

~2500°C
p~ E-3 torr



High vacuum
Beamline E-6 mBar

Source magnet
confines plasma

3-axis Electrode manipulator
adjusts beam focusing

Implanter Beamline

Terminal



Analysis magnet



quadrupol lens

scanner


Parallelizing lens
+ Accelerator

Endstation

Angular energy filter 15°




Wafer Handling



Handling will finally be 100% damage free

Mechanical clamp chuck new design



Thank you

Unsere Leistungen liegen bei max 500 W/cm^2 , aber tatsächlich werden wir zumindest 50 W/cm^2 benötigen.

Also bräuchten wir etwa **$0,5 \text{ W/cm}^2 \text{C}^\circ$** um die Wafer unter 100 Grad zu halten.

Ohne Kopplung:	$0,4 \text{ mW/cm}^2 \text{C}^\circ$ bei 100 Grad Wafertemp.
Mit e-chuck ohne Gas:	$100 \text{ mW/cm}^2 \text{C}^\circ$ bei < 100 Grad Wafertemp
Mit Klemmchuck, domed platen und Gas:	$1 \text{ W/cm}^2 \text{C}^\circ$ bei < 100 Grad Wafertemp
Mit Klemmchuck, open platen und Gas:	$? \text{ W/cm}^2 \text{C}^\circ$ bei < 100 Grad Wafertemp

Allerdings gibt Axcelis für den e-chuck bei -10°C Chucktemperatur eine Maximaldosis von 2×10^{14} für $< 80^\circ \text{C}$ und 750 W Beamleistung an. In der oberen Abschätzung ist ja keine Wärmekapazität des Wafers berücksichtigt.

Ideas for a contactless photoresist coater/developer

