



PXD6 Switcher & DCD Balcony Status



Christian Kreidl

christian.kreidl@ziti.uni-heidelberg.de

3rd International Workshop on DEPFET Detectors

and Applications

Barcelona


07.10.2009-08.10.2009

Switcher Balcony


- Switcher for Belle
 - designed for PXD6 and final module
 - preliminary reference manual on Wiki available
- submission planned
 - next date: Nov. 2, 2009
- AMS 0.35 μm high voltage technology
 - 1522 μm x 3600 μm chip size
 - 150 μm bump pitch, 70 μm Al-pads
 - 96 pads (32 Gate, 32 Clear, 14 Power, 16 I/O)
 - solder bumps or under bump metallization not available for miniasic

Switcher-B Summary

- 32 channels (DEPFET rows)
 - two outputs per channel, max 20V swing
 - GateHi, GateLo, ClearHi, ClearLo Power Inputs
 - channel selected sequentially with shift register
 - channel timing controlled by strobe signals
 - daisy chaining of shift registers of neighboring chips
 - shift clk, serin, serout, stobes are LVDS signals
 - build-in decoupling of Clear and Gate to DEPFET-source potential
- LVDS
 - configurable termination resistor and output current
- JTAG interface
 - testing and configuration of chip
 - configuration bits are triplicated and secured with majority voter
 - SEU can be detected by reading back registers



Switcher-B Pad functionality




Switcher Bump Pad Layout

Switcher Balcony on PXD6


- both metal layer used in parallel to reduce R where possible
- larger gap between control lines to reduce crosstalk
- full available balcony width used for PXD6
 - 2 Al metal layer; 5cm long power busses; $15\text{m}\Omega/\text{sq}$
 - no 3rd layer (copper) available
 - gate and clear: $420\mu\text{m}$ width $\rightarrow 1.79\Omega$ @ 26.5mA $\rightarrow 47\text{mV}$ drop
 - vdd: $200\mu\text{m}$ width $\rightarrow 3.75\Omega$ @ 4mA $\rightarrow 15\text{mV}$ drop
 - gnd: $300\mu\text{m}$ width $\rightarrow 2.5\Omega$ @ 8mA $\rightarrow 20\text{mV}$ drop
- balcony design fits in final module by shrinking power bus
 - 3rd metal layer (copper) will be available to reduce R: $3.75\text{m}\Omega/\text{sq}$
 - gate and clear: $100\mu\text{m}$ width $\rightarrow 1.86\Omega$ @ 26mA $\rightarrow 49\text{mV}$ drop
 - vdd: $75\mu\text{m}$ width $\rightarrow 2.5\Omega$ @ 4mA $\rightarrow 10\text{mV}$ drop
 - gnd: $75\mu\text{m}$ width $\rightarrow 2.5\Omega$ @ 8mA $\rightarrow 20\text{mV}$ drop



Switcher Balcony on PXD6





Switcher Balcony on final module



- rough estimation
 - used worst case on longest PXD6 module (Z100 type)
 - lumped R,C
- control busses
 - ~5cm length
 - 2 metal layers parallel where possible
 - $t_{RC} = \sim 3.6\text{ns}$
- fanout from switcher to matrix
 - longest line ~6.2mm
 - 2 metal layer, 3rd metal not available due to small trace width
 - adds ~8pF to matrix capacitance
 - $t_{RC} = \sim 830\text{ps}$ (10% \leftrightarrow 90%) for 58pF
- ToDo
 - build RC-networks by hand and simulate
 - more precise extraction of RCs

Switcher Wirebonds


- All Switcher connections on DCD-end of the balcony
- Backup power pads on the other end




- AMS does not offer solder bumping
- solder bumping benefits
 - to be able to de-solder a broken chip
 - no high bonding force needed → compatible with thinned devices
- Al-pads are not wettable by solder
 - under bump metallization needed to create wettable surface
- have to place our own solder bumps with machine
 - need under bump metallization; use gold studs

Switcher Bumping


- commercial solder bumping not available for Switcher
- use coined gold studs as an under bump metallization
- place solder bumps ontop using PacTec solder jetting technology
 - 60 μ m minimum ball size available
 - SnAgCu solder
 - Pb-free



1st : place goldstud



2nd : coin gold studs





3rd : jet solder balls

- concerns about gold-tin intermetallics
- combination of gold-studs and solder used in mass production of commercial DRAM chips
 - Si Chip with gold studs is soldered onto PCB and molded into package
 - AuSn₄ intermetallic is brittle
 - different CTE of Si and FR4 causes cracks during bake and cure steps
 - underfilling and soldering at once gives best results
- benefit of all Si module
 - same CTE of chip and substrate
 - underfill stabilizes assembly
 - to be tested with dummy chips
- Woong Sun Lee, et al., “Reliability Issues on the High Speed DRAM Flip-chip Package Using Gold Stud Bump, Lead Free Solder, and Underfill”, IEEE Electronic Components and Technology Conference 2008

Switcher Bumping


- send some dummy chips with coined gold bumps to PacTec
- PacTec placed solder bumps using solder jetting technology
- received back solder balled samples
 - 100 μ m ball diameter




side and top view of dummy chip with PacTec solder ball placed ontop of coined gold bumps

PacTec solder bumping

- successfully soldered
- good connection
- successfully desoldered
- need to remove solder residues after desolder
 - PacTec machine has vacuum solder cleaner option



side view of one soldered chip on a tripple substrate




top view of an desoldered chip

DCD


- commercial bumping is available for UMC 0.18 μm technology on a multi-project wafer run
 - 200 μm pitch required, 140 μm gap
 - Eutectic, high lead and leadfree available
 - printing, plating and ball drop available
 - Al redistribution metal layer available
 - BCB, PI or no passivation available
- old DCD design didn't match new bumping rules
- several new design options checked
 - some were not drc clean
 - some didn't have enough input pads
 - some didn't have enough power pads

unsuitable DCD design



new DCD geometry


- new geometry
 - 2x3 miniasic: 3280 μ m x 5000 μ m chip size
 - bump pitch: 200 μ m in x, 180 μ m in y (staggered), DRC clean design
 - 431 bumps
 - 7th metal layer available for connecting bump pads to input cells
 - 6th metal layer free: routing and wide power busses \rightarrow low voltage drop
 - 256 Inputs
 - 3 DCD for PXD6
 - 4 DCD for final design (1000 drains)
 - input cell size: 200 μ m x 130 μ m
 - plenty of pads for power and control
 - planned submission: Nov. 2, 2009



- 8 slices per chip
 - 32 analog inputs
 - ADC values multiplexed to 8-bit parallel output
 - 2-bit offset correction inputs
- JTAG interface for slow control and chip testing
- single ended data in- and outputs
- single ended DHP<->DCD control signals
- smaller cell size
 - gained space for onchip decoupling or offset correction memory
 - lower voltage drop across cell array
- power pads are lined-up to create rails with max line width


- high power consumption of DCD problem on PXD6
 - only 2 metal layers
 - trace resistance high due to space restrictions
 - → need to supply each DCD separately
 - → uses sense lines
- drains are connected sequentially to DCD inputs
 - fanout has to use both metal layers and minimum trace width
- connection to DHP only one metal layer
 - second (and 3rd) metal layer can be used for horizontal power bus

DCD at PXD6




- 4 DCDs
 - 3280 μm design width
 - cutting edge: 55-65 μm
 - gap between chips >200 μm
 - space needed: 13720 μm
- active area 12500 μm width
- 1220 μm wider than active area: 610 μm left and right
 - left side ok: 750 μm space between active and switcher control busses
 - right side:
 - ~350 μm occupied for matrix supply (Source, Bias), could be smaller with copper layer
 - 470 μm needed for the right DCD if chips are left-aligned

DCD on final module



- PXD6
 - detailed simulation of risetimes (RC-networks)
 - extract or calculate more precise RC of traces
 - LVS check of Switcher and DCD wiring
 - created LVS config files for PXD6
 - simple LVS test already works
 - finish layout
- Dummy chips
 - wirebond adapter for Switcher and DCD
 - layout for testing connector mounting



Thank you!