#### Hardware development status overview



EDET splinter meeting Kloster Seeon, 28.5.2019





Status (details see subsequent presentations):

- MSM issues w/ eye diagram solved (see talk by M. Polovykh)
- Traced back to faulty solder joint
- Problem w/ board population
- All units will be screened







#### Component development: VIC & DLSP



- VIC still in production
- Delivery scheduled today (but will take probably until next week)
- Arrange population / define procedure
- DLSP: Changes in layout (Fanout)
- Layout assessment completed (Contag)
- Quote received / order to be placed



D-80805 München

Kunden-Nr: 80 Lieferanten-Nr: Kontakt: Tel: 089/ 323 54-216 Fax:089/ 323 54-460 Lieferadresse: Max-Planck-Institut für Physik Werner-Heisenberg-Institut Föhringer Ring 6 80805 München

AUFTRAGSBESTÄTIGUNG 63014

Lieferdatum ab Werk: 28.05.19

Bestellnr: 4404874/K4005

Datum: 15.05.2019

Pos.	Artikel-Nr.	LP-Bezeichnung Art.Nummer Kunde	Menge	Einheit	Preis	Rabatt	Summe	
Lie	ferverzug - wi	r bitten um Verständnis !						
1	190114 SF	VIC_20190304 RoHS konform IPC A 600 aktuelle Version Klasse II	10	Stk	412,78		4.127,80 EUR	1
Eine	Überlieferung	Impedanzprüfung Einmalkosten LP im Rahmen unserer AGBs ist zulässig.	1 1		350,00 1.200,00		350,00 EUR 1.200,00 EUR	1
Zahlungsbeding.: Versandart: Lieferbedingung:		30 Tage rein netto UPS Standard ab Werk			Netto: MwSt: 19 %		5.677,80 EUR 1.078,78 EUR	1
BITTE BEACHTEN SIE, DASS UNSER BETRIEB WEGEN BETRIEBSURLAUB vom 12.8. bis 16.8.19. geschlossen bleibt. Wir bitten um entsprechende Disposition !					Summe:		6.756,58 EUR	

089/32354-217



Schaltungen GmbH

Franz-Galitz-Strasse 21 85391 Allershausen Fax: 08166 / 9966 - 99 Tel. 08166 / 9966 - 0 www.iv-schaltungen.de / info@iv-schaltungen.de

Hypo Vereinsbank München IBAN: DE84 7002 0270 3630 1666 90 SWIFT-BIC: HYVEDEMMXXX

Freisinger Bank IBAN: DE57 7016 9614 0004 0004 80 SWIFT-BIC: GENODEF1FSR

Sparkasse Freising IBAN: DE39 7005 1003 0014 6027 00 SWIFT-BIC: BYLADEM1FSI

USt.IdNr.: DE 128 954 389 Steuer-Nr.: 115/129/40228



## Component development: MPM & Stack



#### Status:

- MPM development not yet resumed
- PPM results promising
- Waiting for results of DEPFET supply test
- No challenging design work
- Rearrangement of existing pieces
- Draft design of mechanical stack for MSM / MPM
- Available for Djordje





#### Prototype system & Software



Status (details see talks by E. Prinker & A. Vostrukin):

- System is operational
- Large variety of capabilities & measurements
- Measurements on noise and analog part of DCD show good performance
- Final test still pending: Connection of Matrix
- Also: Switch to MSM as digital platform
- Discuss transfer to Hamburg



#### Mean Transfer Curve DCD-E Gain = 33.0 times lowest gain



#### Firmware



Status (details see talk by M. Polovykh):

• Current tasks:

- Transfer to MSM platform
- Enable second 10G port
- Expand to 8 DHP inputs (preparation for large module)
- Not just "more of the same"...





Status (see talk by A. Wassatsch):

- Understanding ill-fated DMC 1.0
- Indications that also JTAG problems are related to clocktree issue / too slow risetime of JTAG clock
- New, improved layout on the way:
  - Fixed clock tree issues
  - New step: MMMC optimization
- In addition:
  - Setting up process flow for post-layout verification
  - Timing annotated digital simulation
  - Power verification
  - Suitable workbench
- External reviewer(s)
- Back on track



IVIP





Johannes Treis / Halbleiterlabor der MPG





Johannes Treis / Halbleiterlabor der MPG





# Plan B / Upgrade



Status (see talks by A. Vostrukin and M. Polovykh):

- Setback on DMC 1.0 triggered investigation of backup options
- Variety of options were considered, most of which were dismissed due to incalculable risks and technological problems
- 2 remaining options, which appear challenging, yet feasible
- Data capturing / data handling using FPGA modules directly connected to DCD output
- Requires variety of demonstrator developments / feasibility studies w/ focus on advanced interconnection technique and fast data transmission
- DMC development is back on track, but still "Plan B" related developments are continued with lower intensity
- 2 Reasons:
  - Technologies relevant for later follow-up developments
  - "Plan B" module could work w/ full 80k framerate



"Back up?! ... That's your backup plan?! Excuse me for saying so, but your backup plan could really use a backup plan."

## Summary



Next pending topics:

- Primary objectives:
  - Operate Prototype w/ matrix
  - Populate and test VIC & DLSP
- Large module operation w/ DHP comes within reach
- Must discuss handling and mounting procedures to be prepared.



THE AUTHOR OF THE WINDOWS FILE COPY DIALOG VISITS SOME FRIENDS.