An Avalanche Diode Array with Bulk Integrated Quench Resistors for Single Photon Detection

R. H. Richter ¹) , L. Andricek ¹) , G. Lutz ²) , H.-G. Moser ¹) , J. Ninkovic ¹)

¹⁾ MPI für Physik, ²⁾ PN Sensor GmbH

1 Polysilicon quench resistors a cost driver in a SiPM technology

- 2. An alternative SiPM array
- 3. Wafer bonding
- 4. Discussion
- 5. Next steps

halbleiterlabo

Polysilicon Quench Resistor - Cost driver and Obstacle



Process complexity

- CVD deposition
- Photolithography, etching
- insulation
- over bias voltage drops across the insulator
- beneath the resistor

Critical resistance range

influenced by: grain size, dopant segragation in grain boundaries, carrier trapping, barrier height

-> sheet resistance depends on

Deposition conditions, implantation dose, layer thic annealing temperature, preconditioning (cleaning st before deposition)

Rather unreliable process step

and an obstacle for light



10

 $10^{3} - 10^{14} \text{ IONS/cm}^{2}$ $10^{3} - 5 \times 10^{14} \text{ IONS/cm}^{2}$ $10^{10} - 10^{15} \text{ IONS/cm}^{2}$ $10^{10} - 000 \text{ IONS/cm}^{2}$

mpi halbleiterlabor

M. Mohammad et al. 'Dopant segragation in polycrystalline silicon', J. Appl. Physics, Nov.,1980



wet etching not trivial at all not very homogeneous over the wafer



Is it possible to simplify the implementation into silicon?

Т

Why not ?





- Front side cathode and backside n+ region are common for the entire array
- Anode region becomes an internal node within silicon
- Bulk region beneath the anode acts as vertical resistor shielded by the anode from depletion
- Gap regions are depleted and isolate the individual resistors

But resistor matching does not work with a wafer of usual thickness ! 😕





150mm Ø wafers Wafer bonding and thinning in **industry** Processing in **HLL main lab**





PiN Diodes on thin Silicon





Thin diodes have excellent leakage currents.

Processing of the SOI wafers and removal of handle wafer **does not degrade devices**!













mpi



Wafer bonding technique is a well established technology. SOITEC-TRACIT (France), ICEMOS (Ireland)

It provides the means for the quench resistor adoption !

two parameters: top wafer thickness doping level

Much experience with processing at HLL

Matching of resistor requirements with bulk geometry



Actually a simple resistor problem (bulk resistivity and geometry)

- but carrier diffusion from top and bottom layer into the resistor bulk
- sideward depletion
 - -> device simulation necessary

zylindrical approximation of hexagons for quasi 3d simulation



Simulation example 120µm pitch, 14 um gap, 70µm thickness

+ + + mpi halbleiterlabor

Cylindrical simulation (quasi 3D) $N_B = 3*10^{12} \text{ cm}^{-2}$ (WIAS-TeSCA, ISE-TCAD DIOS) **Potential** Elektronendichte 10²⁰ N+ backside contact (50V) 10 ¹⁶ Potential 10¹² -1 49.6 *10 bulk resistors Complete separation 10⁸ 48.0 K of individual quench 46.4 0.04 46.4 10⁴ resistors 43.2 41.6 10⁰ 35.2 10⁻⁴ 0.00 Gap region *10⁻¹ -1 0.02 0.10 0.10 0.06 triggered cell (40V) 0.06 0.04 *10⁻¹ non triggered cell (50V) 0.02

Every subpixel geometry needs an optimized bulk doping!



Signal height - given by (bulk) coupling capacitance



Total Matrix Capacitance

just given by the plate capacitance C = eps /d = 1.5pF/mm^2 (d = $70 \mu \text{m}$)

mp

Resistor studies for device simulations



LIGHT07, Schloss Ringberg, 25.09.2007



Deeper high field implantation ->diode capacitance reduction by a factor of 2 or 3 possible

But recovery times by a factor 3 - 4 longer than with an optimum adjusted polysilicon resistor

Geiger efficiency



mp





Hexagonal design pitch $150\mu m$, isolation gap $20\mu m$ geomatrical fill factor 75%

Optical entrance window: same as for backside illimunated devices: 90% @400nm (see Jelena's talk)

Geiger efficiency : 90%

Product PDE: 61% (depends strongly on gap size)







Bulk damage -> increase of darkrate, and afterpulsing no difference to classical devices

Surface damage at Si/SiO2 interface

can become significantly already in the krad range

- fixed positive oxide charge generation
 - -> flatband voltage shift, higher fields, edge breakdown
- generation of interface states (breaking of hydrogen bonds)
 -> increased leakage current, amphoteric traps

Avoid depleted interfaces

Free carriers (high doping densitys) neutralize radiation induced oxide charges, and occupies interface states preventing them from SRH generation

Ideal situation: Highly doped surface within the array no edges -> no lateral high field regions

(At the edge of the matrice is space enough for guard structures)



Pros and Cons



Advantages:

- no need of polysilicon (process complexity, minimum feature size, reliable resistance, obstacle for light, insulator breakdown problem)
- free entrance window for light, no metal necessary within the array
 - -> easy antireflective coating
- coarse lihographic level
- simple technology
- inherent diffusion barrier against minorities in the bulk -> less optical cross talk?
- hopefully good radiation hardness

Drawbacks:

- required depth for vertical resistors does not match wafer thickness wafer bonding is necessary
- changes of subpixel size requires other material
- vertical 'resistor' is a JFET -> parabolic IV -> longer recovery times





Prototyping at MPI-HLL

Proof of principle Ordered: 50 SOI wafer (150mm), 70µm top wafer thickness, n-type, 1.8kOhmcm+/-70Ohmcm at ICEMOS (Ireland), 400€/wafer Check reliability of specified wafer resistances Suitable for a subpixel size of about 125µm Minimum gap size? Optical crosstalk studies

Processing: Currently mask design 6 mask steps (potential for reduction) Optimized UV entrance window Processing until early 2008

If successful: technology transfer to an industrial partner



Wafer bonding technique provides the required flexibility

- for quench resistor adjustment
- replaces polysilicon and epitaxy

Geometrical fill factor is given by the need of cross talk suppression only Very simple process, relaxed lithography requirements

Pros and Cons see above

Prototyping at HLL: SOI Wafer ordered Design is ongoing. UV-sensitive samples available early next year.





Product analysis

Resistivity [average ± std. dev] (Ohm-cm) Thickness [average ± std. dev] (µm) TTV [average ± std. dev] (µm) Bow [average ± std. dev] (µm) Warp [average ± std. dev] (µm)

1879,2 ± 65,96
352,7 ± 1,43
3,1 ± 0,57
1,3 ± 1,78
19,4 ± 4,93

Certification

It is hereby certified that the product resistivity conform to the specification based on actual measurements following an analysis performed according to ISO 3951 standard.

Additional product properties are in conformance with the specification according to the general process control and/or final inspection.

Resistivity is measured on four wafers measured according to a modified ASTM F-81 sampling plan C by use of a four point probe; once in the centre, four at the half radius and 4 times at 10 mm from the edge.







Anode discharge after trigger Fast signals are coupled by Cc



ΑΓ

R,

۱**---**-

U BIAS