



DCD Chip for Belle II


Ivan Perić, Jochen Knopf, Christian Kreidl, Peter Fischer
Institute for computer engineering
University of Heidelberg
Germany

- Size: 3240X4969 um
- 256 analog inputs
- 64 digital outputs
- 32 digital inputs for offset compensation
- 5 JTAG pads for slow control
- 3 fast sequencer signals – clk, reset and strobe
- 2 digital monitor outputs
- Analog monitor and injection
- 4 power voltages and 2 grounds
- Totaling: 416 bumps
- Supply current:
 - Analog: 300-500 mA
 - Digital: 300 mA
- Designed sampling period: ~92 ns (350 MHz)
- Simulated 30n-60 nA
- 8-bit precision
- Lead bumps and AI redistribution layer used








- Trans-impedance amplifier with variable gain and shaping time
- 8-bit ADC
- 2-bit DAC for offset compensation
- Digital derandomizer provides parallel digital output
- Large decoupling capacitors on the chip
- Single ended digital output for 400 MBit transfer with 200 Ohm in chip termination and 1 mA bias current = 200 mV swing




Analog Channel











Analog input



Switchable curr.
sources


Sampling memory cell

Reg. cascode



Presampling memory cell

WrPedestal



- Very big effort for power distribution and shielding
- 136 000 gates in digital block
- Very few control pads
- Synthesized digital block



