

## DCD gain, g<sub>m</sub> and g<sub>q</sub> measurement of PXD modules

## 24<sup>th</sup> International DEPFET workshop

Master Thesis by Larissa von Jasienicki Talk by Munira Khan on behalf of the Bonn group





#### **CALIBRATION OF PXD MODULES**

- 12 module testing steps to check functionality and characterize modules
- Homogeneous efficient pixel response
  - > Tuning of matrix biasing voltages
  - > Tuning of DCD voltages and parameters
- All studies presented here are on fully optimized modules



![](_page_2_Picture_0.jpeg)

## **PXD Module Characterization**

# **Biasing voltage studies**

![](_page_3_Picture_0.jpeg)

#### **BIASING VOLTAGE STUDIES**

- Impact of different biasing voltages on pedestals
- Biasing voltages:
  - 1. hv: backside
  - 2. drift voltage: drift implants
  - 3. clear-off voltage: clear contact

![](_page_3_Figure_7.jpeg)

Müller Felix (2017): Characterization and optimization of the prototype DEPFET modules for the Belle II Pixel Vertex Detector.

![](_page_4_Picture_0.jpeg)

![](_page_4_Picture_1.jpeg)

![](_page_4_Figure_2.jpeg)

![](_page_4_Figure_3.jpeg)

- hv influences pedestals!
  - Acts as remote gate (~75µm)
  - Coupling to FET
  - Change of potential influences drain current
- hv > -60V: not fully depleted

![](_page_5_Picture_0.jpeg)

#### **IMPACT BIASING VOLTAGES**

#### W57\_OF2

![](_page_5_Figure_3.jpeg)

- Couplings to FET

- Clear-off voltage has highest impact on FET

![](_page_5_Figure_6.jpeg)

![](_page_6_Picture_0.jpeg)

# Tuning of DCD parameters Measurements of g<sub>m</sub> and g<sub>q</sub>

![](_page_7_Picture_0.jpeg)

#### **TUNING DCD PARAMETER**

![](_page_7_Picture_2.jpeg)

- 256 ADC (Analog to Digital Converter) channels per chip
- Optimize ADC response:
  - > Tune voltages and settings
    - Whole dynamical range
    - No missing codes
    - As linear as possible
- No DCD gain in units of current

![](_page_7_Figure_10.jpeg)

**Bad setting** 

#### Good setting

DCDs

![](_page_8_Picture_0.jpeg)

#### **DCD GAIN MEASUREMENT**

- Exact channel-by-channel calibration through injection of external current
- Necessary to evaluate DEPFET parameters, such as g<sub>m</sub> and g<sub>q</sub>

![](_page_8_Figure_4.jpeg)

	W56_OF1	W56_OF1	W57_OB1	W57_OF2	W57_IB	W60_OF1
DCD gain ADU/µA	9.51	9.74	9.40	9.66	9.93	9.20

![](_page_9_Picture_0.jpeg)

#### **DCD GAIN PER CHANNEL**

![](_page_9_Figure_2.jpeg)

- Deviations within upper and lower half DCD
  - > Relative difference of around 6%
  - > Internal voltage drop?

![](_page_9_Figure_6.jpeg)

![](_page_10_Picture_0.jpeg)

Fundamental DEPFET pixel properties:

> **Transconductance**  $g_m$ : amplification of FET  $g_m = \frac{\partial I_D}{\partial V_G}$ 

 $g_q$ 

- Charge amplification g<sub>q</sub>: amplification of pixel
  - Rough expectation:  $g_q \approx 400 600 \, pA/e^-$
  - $\rightarrow$  Investigation on pixel level

TRANSCONDUCTANCE G<sub>M</sub>

#### W60\_OF1

Median over individual VnSubIn data points for row320 and col124

![](_page_11_Picture_3.jpeg)

![](_page_11_Figure_4.jpeg)

UNIVERSITÄT BONN

I<sub>D</sub>: measured current

 $V_G$ : gate voltage

![](_page_11_Figure_7.jpeg)

 $A_{DCD}$ : DCD Gain

![](_page_12_Picture_0.jpeg)

#### **RESULTS OF G<sub>M</sub> MEASUREMENT**

#### W60\_OF1

![](_page_12_Figure_3.jpeg)

![](_page_13_Picture_0.jpeg)

**RESULTS OF G<sub>M</sub> MEASUREMENT** 

W56

-73.4

W56\_OB1

-72.8

![](_page_13_Figure_2.jpeg)

![](_page_13_Figure_3.jpeg)

				Ladislav Andrice	k, MPG Halbleiterlabor	
OF1	W57_OB1	W57_OF2	W57_IB	W60_OF1	W67_IB	

-65.6

-64.3

 $\rightarrow$  Dependence between wafer and mean g<sub>m</sub> observed

-65.9

-61.7

munira.khan@uni-bonn.de

-46.0

![](_page_14_Picture_0.jpeg)

#### **CROSS-CHECK FOR G<sub>M</sub> MEASUREMENT**

W67 IB

100  $gm = (-50.0 \pm 0.6) mA/V$ - Read drain current directly from power supply 90 - g<sub>m</sub> measured over all drain lines source current /mA 80 (not per pixel!) 70 - Previous method:  $-46.45 \frac{\mu A}{v}$  with std. of  $6.6 \frac{\mu A}{v}$  over all pixels 60 - Cross-check value:  $(-50.0 \pm 0.6) \frac{\mu A}{V}$ 50 -2400 -2200 -2000 -1800-1600

gate on voltage /mV

![](_page_15_Figure_0.jpeg)

![](_page_16_Picture_0.jpeg)

#### **PROJECTION TRANSCONDUCTANCE G<sub>M</sub>: ROWS**

![](_page_16_Figure_2.jpeg)

![](_page_17_Picture_0.jpeg)

#### **PROJECTION TRANSCONDUCTANCE G<sub>M</sub>: COLUMNS**

![](_page_17_Figure_2.jpeg)

![](_page_18_Picture_0.jpeg)

![](_page_19_Picture_0.jpeg)

#### **SINGLE PHOTON SPECTRUM**

W60\_OF1

$$g_{q} = \frac{\mu}{A_{DCD}} / \frac{E_{K_{\alpha}}}{E_{eh}} = 743.8 \, pA/e^{-1}$$

$$E_{eh} = 3.65 \, eV/e^{-1}$$

$$E_{eh} = 3.65 \, eV/e^{-1}$$

$$E_{K_{\alpha}}: \text{ energy } ^{109}\text{Cd } K_{\alpha}$$

$$\mu: \text{ measured } K_{\alpha} \text{ peak}$$

$$A_{DCD}: \text{ DCD Gain}$$

$$k_{\alpha} = 22.1 \, keV$$

$$K_{\beta} = 25.02 \, keV$$

![](_page_20_Picture_0.jpeg)

### **RESULTS OF G<sub>o</sub> MEASUREMENT**

#### W57\_IB

![](_page_20_Figure_3.jpeg)

	W60_OF1	W57_IB	W67_IB
g <sub>q</sub> /pA/e <sup>-</sup>	743.91	648.55	517.40

- Assumed:  $g_q \approx 400 600 \, pA/e^-$
- All measured with gate-on = 2.1V
- Different source current

![](_page_21_Picture_0.jpeg)

#### **G**<sub>O</sub> **PIXEL STRUCTURES**

![](_page_21_Figure_2.jpeg)

![](_page_22_Picture_0.jpeg)

## **PROJECTION OF CHARGE AMPLIFICATION G**<sub>Q</sub>

![](_page_22_Figure_2.jpeg)

![](_page_23_Picture_0.jpeg)

- Biasing Voltage Studies
  - Potential couplings between Implants and FET
- Detailed channel by channel /pixel by pixel characterization
  - > Deviations between modules  $\rightarrow$  More statistics needed for g<sub>a</sub>! Observed wafer dependent variations in g<sub>m</sub>
  - > Recurring pattern inside sensitive area  $\rightarrow$  Several patterns under investigation
- Outlook: Different structures when irradiating modules?
- $\rightarrow$  All plots for all tested modules can be found in Larissa's thesis

![](_page_24_Picture_0.jpeg)

![](_page_25_Picture_0.jpeg)

![](_page_25_Picture_1.jpeg)

- 4 layers of double sided silicon strips (SVD)
  - > R = 3.9 cm, 8.0 cm, 10.4 cm, 13.5 cm
  - $\rightarrow$  Area ~ 1 m<sup>2</sup>

- 2 layers DEPFET pixel detector (PXD)
  - → R = 1.4 cm, 2.2 cm
  - > Area ~ 0.03 m<sup>2</sup>

detector-for-an-updated-

![](_page_26_Picture_0.jpeg)

### THE DEPFET PIXEL

- Field Effect Transistor (FET): source, gate, drain
- Depleted silicon bulk
- Fast charge collection in internal gate (~ns)
  - Modulates drain current I<sub>D</sub>
- Additional FET for clear mechanism
  - > Internal gate cleared periodically
  - Clear-on voltage applied at clear contact
- Pedestals: drain current without charge inside internal gate

$$I_{sig} = I_D - I_{ped}$$

![](_page_26_Figure_11.jpeg)

![](_page_26_Figure_12.jpeg)

https://indico.belle2.org/event/2751/contribu tions/13095/attachments/7153/11097/2020\_ 09\_14\_belle2\_germany\_pxd6.pdf

![](_page_27_Picture_1.jpeg)

#### **THE PXD MODULE**

- Thickness of active area: 75 μm
- Rolling shutter readout: row wise
  - > Drain current read with ~20 μs integration time
  - Controlled by gate and clear voltage
- Switcher:
  - Control gate and clear lines
- Drain Current Digitizer (DCD):
  - > 256 Analog to Digital Converters (ADCs)
  - > Digitizes drain current
- Data Handling Processor (DHP):
  - > Processes data further

![](_page_27_Figure_14.jpeg)

### DEPFET MATRIX

### SWITCHER

DCD

DHP

![](_page_29_Picture_0.jpeg)

#### **MODULE TESTING SETUP**

![](_page_29_Figure_2.jpeg)

![](_page_30_Picture_0.jpeg)

- Spread due to:
  - > Process variations
  - > DCD gain influence
  - $\succ$  g<sub>m</sub> and threshold
- Pedestals need to be uploaded frequently:
  - > Temperature
  - Radiation

![](_page_30_Figure_8.jpeg)

![](_page_31_Picture_0.jpeg)

#### **16ER ROW PATTERN**

- Differences in pattern for larger/smaller pixel
  - > Production of implants
  - Lithography masks overlapping

![](_page_31_Figure_5.jpeg)

![](_page_32_Picture_0.jpeg)

#### **DEPLETION DEPFET PIXEL**

1) high voltage (hv) applied to punch-through contact

- hv ~ -35 V depletion zone spreads to the backside
- 3) Bulk starts to get depleted

4) Bulk fully depleted

![](_page_32_Figure_6.jpeg)

![](_page_33_Picture_0.jpeg)

#### **MATRIX BIASING**

- Optimal bulk depletion
  - Homogeneous pixel response
  - > Highest charge collection efficiency

![](_page_33_Figure_5.jpeg)

#### <sup>90</sup>Sr (33MBq)

![](_page_33_Figure_7.jpeg)