Data Clustering Engine for Belle2 PXD Status and Integration

A. Wassatsch

Max-Planck-Institut für Physik Semiconductor Laboratory Munich (Germany)

5th International Workshop on DEPFET Detectors and Applications, Valencia (ESP) 2010



A. Wassatsch (MPI Physik/HLL)

DCE for Belle2 PXD

Outline



- status
- algorithm
- integration





status

- full custom layout (due to dice FF) of approx. 1M gates logic + 2M gates from ARM IP (dual-port sram, padcells)



status

- full custom layout (due to dice FF) of approx. 1M gates logic + 2M gates from ARM IP (dual-port sram, padcells)
- cross checked layout

- full custom layout (due to dice FF) of approx. 1M gates logic + 2M gates from ARM IP (dual-port sram, padcells)
- cross checked layout
 - or drc clean: Assura script for fill pattern generation of PC and RX
 - lvs clean: checked against the design schematic



DCE8 test chip status

DCE8 test chip submission



A. Wassatsch (MPI Physik/HLL)

DCE for Belle2 PXD

5th Depfet WS 3 / 12

- full custom layout (due to dice FF) of approx. 1M gates logic + 2M gates from ARM IP (dual-port sram, padcells)
- cross checked layout
 - or drc clean: Assura script for fill pattern generation of PC and RX
 - lvs clean: checked against the design schematic ۲



- full custom layout (due to dice FF) of approx. 1M gates logic + 2M gates from ARM IP (dual-port sram, padcells)
- cross checked layout
 - or drc clean: Assura script for fill pattern generation of PC and RX
 - Ivs clean: checked against the design schematic
 - simulated with extracted parasitics from the layout (running up to 200MHz)



- full custom layout (due to dice FF) of approx. 1M gates logic + 2M gates from ARM IP (dual-port sram, padcells)
- cross checked layout
 - or drc clean: Assura script for fill pattern generation of PC and RX
 - Ivs clean: checked against the design schematic
 - simulated with extracted parasitics from the layout (running up to 200MHz)
- ready 3 weeks in advance to submission date (27.09.2010)



status

DCE8 layout 03.09.2010





- full custom layout (due to dice FF) of approx. 1M gates logic + 2M gates from ARM IP (dual-port sram, padcells)
- cross checked layout
 - or drc clean: Assura script for fill pattern generation of PC and RX
 - Ivs clean: checked against the design schematic
 - simulated with extracted parasitics from the layout (running up to 200MHz)
- ready 3 weeks in advance to submission date (27.09.2010)
 - but: on a short notice the budget for the submission was canceled

status

DCE8 test chip submission (cont.)

• possible scenarios for a joined submission with DHP0.2(?) in 06.12.2010



• possible scenarios for a joined submission with DHP0.2(?) in 06.12.2010

- resize of the current DCE8 pad frame 3.7x3.1mm² to the empty space 4x2mm² in a recticle for a second half-size DHP submission



- possible scenarios for a joined submission with DHP0.2(?) in 06.12.2010
 - resize of the current DCE8 pad frame 3.7x3.1mm² to the empty space 4x2mm² in a recticle for a second half-size DHP submission
 - Integration of the DCE core into the extended DHP 0.2 data flow



- possible scenarios for a joined submission with DHP0.2(?) in 06.12.2010
 - resize of the current DCE8 pad frame 3.7x3.1mm² to the empty space 4x2mm² in a recticle for a second half-size DHP submission
 - Integration of the DCE core into the extended DHP 0.2 data flow
- Implications by the submission budget drop of



- possible scenarios for a joined submission with DHP0.2(?) in 06.12.2010
 - resize of the current DCE8 pad frame 3.7x3.1mm² to the empty space 4x2mm² in a recticle for a second half-size DHP submission
 - Integration of the DCE core into the extended DHP 0.2 data flow
- Implications by the submission budget drop of
 - adds a delay of at least 3 months do the time schedule, there is still the risk of a additional delay of 3-4 months due to canceled mosis runs



- possible scenarios for a joined submission with DHP0.2(?) in 06.12.2010
 - resize of the current DCE8 pad frame 3.7x3.1mm² to the empty space 4x2mm² in a recticle for a second half-size DHP submission
 - Integration of the DCE core into the extended DHP 0.2 data flow
- Implications by the submission budget drop of
 - adds a delay of at least 3 months do the time schedule, there is still the risk of a additional delay of 3-4 months due to canceled mosis runs
 - full custom layout of DCE core cells not valided in hardware before integration



performance evaluation

interface between physical simulation and HDL-simulation established

- first set of pattern processed
- need now more pattern with realistic data to proceed further



performance evaluation

- interface between physical simulation and HDL-simulation established
- first set of pattern processed
- need now more pattern with realistic data to proceed further



performance evaluation

- interface between physical simulation and HDL-simulation established
- first set of pattern processed
- need now more pattern with realistic data to proceed further

integration

electrical black box IO modell

pure feedthrough $5 + 2 + \log_2(n)$ pipeline without reset

- inputs (single minimum inverter load)
 - row wise full parallel data input
 - olk (row timing)
 - row count
- output (
 - single result vector
 - optional tree pipeline los indicator
- power
 - single power supply (1.2V with approx. 220mA@200MHz) distributed via internal power mesh

DCE8 test chip integration

layout considerations



- height: *nx*40µ*m*
- width : $5x127\mu m + 240\mu m + \log_2(n)x200\mu m$
- only the first 4 metal layers are used in der clustering core

IGEL

prototype

function verification





- 2 functional prototypes
- DDR, DDR2, Gigabit Ethernet via Phy/RJ45 and SFP (800Mb via utp), I2C clocks, Flash, LCD, USB-Uart, ...
- some "flying" wires added
- open points: full GTX freq range, boot-flash, cpci option



next steps

- prepare an reference application (dcd test hybrid?)
- prepare a functional optimized/stripped second version (6 months)
 - fix of additional wires
 - only DDR2 memory (SODIMM)
 - ... ?



- DCE8 test chip ready for submission , budget needed !
- Interface to simulation data ready and tested , waiting for real testpattern !
- IGEL all major parts succesfully tested, test of serial links in high speed mode needs SDA !

- joined submission with DHP 0.2
- proceed performance analysis with requested testpattern
- increase the speed of the IGEL high speed serial links



• DCE8 test chip ready for submission , budget needed !

- Interface to simulation data ready and tested , waiting for real testpattern !
- IGEL all major parts succesfully tested, test of serial links in high speed mode needs SDA !

- joined submission with DHP 0.2
- proceed performance analysis with requested testpattern
- increase the speed of the IGEL high speed serial links



- DCE8 test chip ready for submission , budget needed !
- Interface to simulation data ready and tested , waiting for real testpattern !
- IGEL all major parts succesfully tested, test of serial links in high speed mode needs SDA !

- joined submission with DHP 0.2
- proceed performance analysis with requested testpattern
- increase the speed of the IGEL high speed serial links



- DCE8 test chip ready for submission , budget needed !
- Interface to simulation data ready and tested , waiting for real testpattern !
- IGEL all major parts succesfully tested, test of serial links in high speed mode needs SDA !

- joined submission with DHP 0.2
- proceed performance analysis with requested testpattern
- increase the speed of the IGEL high speed serial links



- DCE8 test chip ready for submission , budget needed !
- Interface to simulation data ready and tested , waiting for real testpattern !
- IGEL all major parts succesfully tested, test of serial links in high speed mode needs SDA !

- joined submission with DHP 0.2
- proceed performance analysis with requested testpattern
- increase the speed of the IGEL high speed serial links



- DCE8 test chip ready for submission , budget needed !
- Interface to simulation data ready and tested , waiting for real testpattern !
- IGEL all major parts succesfully tested, test of serial links in high speed mode needs SDA !
- Outlook
 - joined submission with DHP 0.2
 - proceed performance analysis with requested testpattern
 - increase the speed of the IGEL high speed serial links

