

# DHP simulation for design optimization

5th International Workshop on DEPFET Detectors and Applications 29 September - 01 October 2010, Valencia

> Tetsuichi Kishishita (University of Bonn)

# **Data Handling Processor - DHP**



The Pixel Vertex Detector (PXD) is the innermost sub-system in Belle-II. The DHP will be used to reduce the data rates produced by the DCDs.

#### receive & de-serialize ADC data from the DCD

#### raw data correction

- ♦common mode correction→time dependent offset for all simultaneously sampled pixels
- ♦pedestal subtraction→correct for fixed offset per individual pixel

#### data reduction

- ✦zero-suppression
- ✦trigger coincidence

#### PXD to be ready by the beginning of 2013!

The half size DHP 0.1 (32-channel version) is currently tested at Uni. Bonn.



## **DHP Data Flow**





Since parameters in processing blocks are unfixed, we need to determine with simulation.

## **DHP Simulator**





## **DHP Simulator**





## Performance Analysis – 1. Dynamic pedestal update



### **Concept of pedestal update**

#### **Estimation of the pedestal error**



☑ By averaging pedestal values, the pedestal update scheme suppresses or filters out the noise.
☑ For the typical fluctuation around ±1 LSB, at least the update order N=4 is necessary in the "controlled" pedestal update.

5th International Workshop on DEPFET Detector and Applications, 29.09.2010-01.10.2010, Valencia

## Performance Analysis – 2. Data processing error



The processing error comes from digitization + round-off.



The processing error with 8 + 4 bits can be estimated to be  $\sigma_{calc} = 0.55$  LSB. This value should be smaller than the DCD noise.

## Performance Analysis – 2. Data processing error (Cont.)



The processing error can be suppressed by increasing additional digits.

#### Without decimal digits



#### With decimal digits

Add decimal bits inside the DHP



## Performance Analysis – 2. Data processing error (Cont.)

universität<mark>bonn</mark>

The processing error can be suppressed by increasing additional digits.



#### Additional decimal digits dependence



✓At least 14 bit (=8 (DCD) + 4 (update order N) + 2 (decimal part)) calculation width might be necessary inside DHP for CM + ped. subtraction.

 $\Box$ Increasing calculation width is valid only if  $\sigma_{\text{noise}} < \sigma_{\text{DHP}}$ 

## **Performance Analysis** 3. Clustered event recognition



cluster energy

(Landau dist.)

Pseudo-events are generated with Geant4 Monte

Carlo simulator (SiPxIDigi, MPG framework)

Clustered events strongly depends on the geometry and noise characteristics of the PXD.

## Pairing scheme (DHP 0.1)



5th International Workshop on DEPFET Detector and Applications, 29.09.2010-01.10.2010, Valencia

30000

## Performance Analysis – 3. Clustered event recognition (Cont.)<sup>niversitätbonn</sup>

#### **Energy reconstruction**



☑ Pairing scheme in the DHP 0.1 seems valid for clustered events.

But hit pairing is closely related with:

#### Data format

- generic raw data format: 16 bit address + 8 bit ADC data = 24 bit

- with hit pairing: 16 bit address + 8 bit ADC data1 +

8 bit ADC data2 + 1 bit pair flag = **33 bit** 

#### Data reduction factor

hit pairing: 2/3 - 4/3, depending on cluster size distribution
trigger data: 5.5 for 10 kHz trigger rate, 2.2 for 30 kHz for poisson trigger distribution

 $\mathbf{V}$  We need to consider the pairing scheme with taking data efficiency (lost hist vs. FIFO sizes, occupancy etc.) into consideration.  $\rightarrow$  simulator!



**M**The DHP simulator is developed for optimizing signal processing.

-processing error

- -clustering efficiency (address compression)
- -data efficiency (lost hits vs. occupancy, FIFO sizes)

The realistic background data generated by the Monte Carlo simulation which includes the QED processes will be used as an input parameter.

The test beam with DCD + DHP emulator readout system is planned on this November, and its result will help us to optimize various design parameters.

## Thank you very much!