

First Results of PXD6 Prototype Production

R. H. Richter for the HLL technology staff

Production status

First yield measurements

Discussion

Next steps



Production status

Reminder: PXD6 batch involved 10 wafer

In May the batch was split (4 + 6 wafer) for acceleration and to split the risk of the critical metallization steps


Status of the the first part:

- 2nd metal layer finished
- Yield measurements ongoing
- Lithography for backside back etching ongoing
- This week: first wafer ready for back etching (-> Laci)





Experiences from the first batch of PXD5



Valencia Feb. 2008






All Depfets can be switched off and

cleared by common Gate an Clear line, resp.

IV measurements on matrices on wafer level are possible.

- leakage current
- diagnostics of failures
- individual DEPFET drain currents

Partially assembled matrices can be tested





What did we measure?

Simple Short tests on matrices

- 1) all Gates vs bulk silicon (all Clears, all Drain, common Source)
- 2) all Clears vs all Drain and common Source (diodes)
- 3) all Gates vs common Cleargate
- 4) common Cleargate vs bulk silicon (all Clears, Drain, common Source)

All connected poly and metal lines are tested in parallel.

We cannot test:

- A) shorts between Source and Drain
- B) shorts between neighboring Drains (metal2)




Selection of chips for mounting and bonding

Process characterization

Evidence about yield for the final production



PXD6 Wafer big chips up to 5cm²





About 100 matrices

4 basic design options(+ derivates)




100






I06

J00





J06

12/10/2010 5th Int. Workshop on DEPFET Detectors and Applications, Valencia 2010



Wafer #2 - Test1 (Gate vs Si)

		0	1 2	3	4	5	6	7	8	9	10		\top
		1											+
Α					0,8	###	0,27	0,01	0,29				\top
В			0,4	0,41	0,57	0,9	0	0,42	0	0,27			T
С			0,47	0,51	0,57	0	0,46	0	0	0,19			\exists
D				0,33	23000	0	0	0,14	0,17				\dashv
E			0,27	0	27000	0	0	0,16	0,17		o		\dashv
F				0,2	0,36	0,63	0,22	0,16	0,17				\dashv
G			0,26	0,28	0,26	0,34	0	0	0		0,23		\exists
Н			1000000	###	1000000			0,08	1000000	0,83			\exists
I													
						5,2						100000	00
J												10000	
					100	20000						6,7	\Box
K		0,1	0,15			0,12		0,17		0,16	0,13	0,7	+
L L		0, 1.	0,13				1000000	0,17		0,10	0,13		\dashv
M		\dashv	0		0		1000000	0,11			0,17		\dashv
M N			0		0			0,13			0,17		\dashv
0	_		0,12			0,13		0			0,14		\dashv
P	+		0,12		0			0,13			0,14		\dashv
Q	+	+			0.09			0,13		\vdash			+
		+											+
R		- 1			0.13	0,13	0,17	0,58			- 1		- 1



Wafer #2 - Test2 (Clear vs Source)

0	lear vs	Joure		I/nA bei 2	UV									
		<u> </u>	0 1	2	3	4	5	6	7	8	9	10		_
									,			- 10		
														\perp
A		+	+-			0,67	2,1	1	0,75	0,75				+
^ В			+	1 15	0,75		4,1	1,45			0,78			+
			+		1,15			1,45		2	0,78			-+
C		-		1,15	0,82			2,4			0,0		-+	-+
D -		_		1.03										-+
E -				1,03		0,6		2,5				0		-+
F		_		0.0	0,8	-	2,3	0,77	0,77	0,83		0.05	-+	$-\!\!\!+$
G					1,05			1,9				0,95		\rightarrow
H				1000000	###	2,3			1000000	1000000	###			
I														
							32						1000	000
J														
		_				100	0000						22	$-\!\!\!+$
K			1	0,77			0,78	1,15	1,07		0,8	0,67		\dashv
L L				0,77		2800000		0,75			0,0	0,07		+
		_	-			700000		0,75				1,05	$\overline{}$	+
M		_		0			-	0,75				1,05		+
N				0.73		1000000						0.04	-+	-+
0				0,73		1000000		1,1	1,8			0,94		$-\!\!\!+$
P						1,7	###	0,74	1,05					+
Q R			1			0,73		1,05	1,05					\dashv
	1 1	- 1	1	1		1 1	0,85	2	0,77		ı I	I	- 1	- 1



Wafer #2 - Test3 (Gate vs ClearGate)






Wafer #2 - Test4 (ClearGate vs Si)





Wafer #2 - all Tests





Measurement status

Full scan (test 1 - 4) over 2(4) wafers

Big chips are tested on all wafer

Yield (big chips): 1 of 16

Yield (small chips): about 80%

We found some design bugs in small chips

- 2 bugs are corrected in metal 2
- 1 bug has to be corrected in metal 1 (2nd batch)



Possible reasons - next steps

- Photo litho problem during contact openings
- Insufficient Metal etching
- Shorts in the interdielectrics, for instance metal 1 / metal 2 (hillocks)
- Damage during processing (external ion implantation source)
- Up to now coarse measurements to get the overview
- Failure analysis starts next week

2nd Part of the batch (6 wafer)


new equipment: automatic inspection microscope, - > wafer to wafer inspection

allows inspection of the contact layer before we start (time 3 ...4 month)

Future productions


- all implanations will be done inhouse
- use of automatic inspection microscope

J06 -ILC like (most aggressive design)






IOO first contact openings





Damage during external implantation



W11 Chip I00

Failed Test 4

CLG vs Si