




# Update: DCDB Test Results



Schaltungstechnik  
und Simulation

Jochen Knopf

[jochen.knopf@ziti.uni-heidelberg.de](mailto:jochen.knopf@ziti.uni-heidelberg.de)


5<sup>th</sup> International Workshop on  
DEPFET Detectors and Applications

Valencia, Spain

September, 2010


# DCDB Introduction

# DCDB's Analog Pixel (simplified!)



- DAC: Dynamic offset correction by adding a variable current to the input node
- Receiver: Trans-Impedance Amplifier for amplification of the input current
- Two Cyclic ADCs: Alternating conversion of analog input current to digital value
- Probes: The input and output node of every pixel's receiver is accessible via the monitor pin

# DCDB Main Features



## 256 Channels:


- 8 bit data output
- Dynamic offset adjustment
- 80ns target sampling period
- Power: ~4mW per channel (analog + digital)

## Fully synthesized digital readout:

- 8x 8 Bit data output @ 300-400MHz
- JTAG configuration interface
- Using self-made standard cell library

# Measurement Updates


# Reset Timing Measurements



- Complicated Reset structure: Synchronous Reset needs to be synchronized to 3 clock domains → Timing potentially critical!
- Measurement: Reset timing violation window of  $\sim 1\text{ns}$  @  $\sim 2.5 - 2.8\text{ns}$  **after** a rising clock edge  
→ Usual setup time, no issue here!

Measurements show:

- DCDB is operating well with 100MHz clock frequency
- 200MHz: Still working ~2-3x noise
- >250MHz: No satisfying operation




Reason:

Bug in an analog delay element for the steering signals of the current memory cells

→ Needs to be fixed in the next chip revision!


Default frequency: 100MHz → 3.125MHz ADC sample rate

# ADC's Transfer Characteristic






# ADC's Integral Non-Linearity




# ADC's Noise (RMS)




# Gain Map

Spread possibly due to poly-R mismatch

Slightly higher gain.  
Voltage drop??




# Dynamic Offset Correction



DCDB-Controller is operating in  
Frame Readout Mode:

- A frame is assembled by a number of lines
- Every line is an entire DCDB conversion cycle
- New offset values from a predefined map for each conversion cycle



# DCDB Test Summary

- ✓ DCDB production is finished. The 7<sup>th</sup> metal layer / bump bond process seems to work
- ✓ Test environment is set up: DCD-RO, bumping, PCB, FPGA firmware, software
- ✓ Power consumption within the expected range
- ✓ JTAG configuration interface is operating
- ✓ JTAG Boundary Scan is operating
- ✓ Digital data conversion and serialization is working
- ✓ ADC's point of operation is found
- ✓ Reset timing issue investigated: No issue!
- ✓ Dynamic offset compensation mechanism is operating
  
- ✗ Double correlated sampling mode needs externally generated strobe signal
- ✗ There is a gain variation that needs to be understood
- ✗ The maximum operation frequency is limited to 100(200)MHz due to a bug in a delay element

Thank you!